Online information source for semiconductor professionals

Value of an Optimized Test System for Advanced IC Design Validation, Characterization and Failure ..

01 December 1999 | By Mark Osborne | White Papers > Edition 10

Popular articles

Micron moving fast on Hynix in Q208 NAND flash rankings, says iSuppli - 19 August 2008

Numonyx to close California Technology Center - 12 August 2008

Qimonda starts major reorganization: exits PC DRAM market - 13 October 2008

Applied Materials sees higher CapEx spending for 2009 - 15 August 2008

Micron close to Inotera share purchase, says Gartner - 06 October 2008

PETER BEGO & CHUCK WILEY, Integrated Measurement Systems, Beaverton, OR, USA

ABSTRACT

As speed and logic density increase, device dimensions shrink, and transistor counts expand into the tens of millions, design and simulation tools are pushed beyond traditional models and the probability of achieving full design functionality, at speed, is greatly reduced. To move newer and more complex designs rapidly into production, there is a greater need to verify and characterize design performance in first silicon. Design complexity continues to challenge many aspects of IC production, but possibly its greatest impact is in design analysis, often referred to as engineering test.
Download Please login to download the paper. No account yet? Please register. It's free!

Related jobs

Embedded Control Systems HW & SW Engineer-Semiconductor Processing Equipment! - MKS Instruments, Inc. - Wilmington, 05 September 2007

Principal Embedded Software Engineer - MKS Instruments, Inc. - Wilmington, 05 September 2007

Yield Ramp Consultant - Synopsys - Austin, 23 August 2007

Final Test Technician - Carl Zeiss SMT, Inc. - Peabody, 10 August 2007

Technical Support Engineer - Carl Zeiss SMT, Inc. - Peabody, 10 August 2007

Related articles

advanced characterization for copper interconnect technology - 01 December 2005

Tool Order: SUSS MicroTec wins 300mm ProbeShield system order - 05 September 2008

iSLI to present 3rd Digital Test course in UK - 09 April 2008

UMC validates high-k metal-gate process for 32/28nm nodes - 25 November 2008

Characterization of Process Emissions Using FTIR Technology – A Case Study: Emissions and… - 01 December 1999

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: