Online information source for semiconductor professionals

Tuned Reticle Enhancements Optimized for Process Response

Popular articles

Micron moving fast on Hynix in Q208 NAND flash rankings, says iSuppli - 19 August 2008

Numonyx to close California Technology Center - 12 August 2008

Qimonda starts major reorganization: exits PC DRAM market - 13 October 2008

Micron close to Inotera share purchase, says Gartner - 06 October 2008

Applied Materials sees higher CapEx spending for 2009 - 15 August 2008

ABSTRACT

The International Technology Roadmap for Semiconductors' history details the growing complexity of device design and the latest device-manufacturer's techniques for tuning their process for each new design generation. In spite of the current desire to incorporate techniques termed 'Design for Manufacture' (DFM) into manufacturing, simulations and the design cycle, they do little more than optimize feature quality for ideal exposure conditions while testing for shorts, opens and overlay problems over process variations.
 The manufacturing linkage method in DFM simulation is performed by the adaptation of a technique unchanged in the last 30 years - 'process window analysis'. With this methodology, recent successes seen in chip-design have not taken their share of the burden of technology advancement. The lack of adequate manufacturing awareness in designs, coupled with materials design problems for extreme ultraviolet (EUV) lithography technology, recently redirected industry's path into critical layer splitting, a technique termed 'double patterning'.
Design Optimization by simulation focuses on feature layout optimization for resolution. Design solutions that take advantage of the full potential spectrum of mask-feature alternatives to increase the functional process space and to simplify setup in manufacturing do not exist since there is no method of feedback. A mechanism is needed that can quantify design performance robustness, with mask-contributions, to variations in the user's specific manufacturing process.
 In this study, a Process Behaviour Model methodology is presented for the analysis of feature profiles and films to derive the relative robustness of response to process variations for alternative optical proximity correction (OPC) designs. Analysis is performed without regard to the specific mechanics of the design itself. The design alternatives of each OPC feature are shown to be strong contributors not only to resolution and depth-of-focus but also to the stability of final image response; that is, the ability of the feature profile to remain at optimum under varying conditions of process exposure excursion.
A method of extracting the systematic component of each feature's design-iteration is derived, providing the ability to quantify the specific OPC response sensitivity to changes in the exposure and process films as well as drift intoduced by the tools of the exposure set.

Download Please login to download the paper. No account yet? Please register. It's free!

Related jobs

Quality Assurance Engineer - Tokyo Electron Limited - Santa Clara , 30 October 2007

Senior Production Engineer - ASML - Wilton, 09 August 2007

Senior Design Engineer - ASML - Wilton, 09 August 2007

Algorithm Development Engineer - ASML - Santa Clara, 09 August 2007

Senior Applications Engineer - Axcelis - Beverly, 09 August 2007

Related articles

Mask Error Factor and Critical Dimension Budgets for Sub-Half Micron CMOS Processes - 01 March 2000

The Advanced 200 mm Fab - 01 March 1999

ST completes 65nm SOC demonstrator - 04 February 2005

New Product: TEA Systems’ Vector Raptor tackles Double Patterning overlay issues - 21 August 2007

CMOS integration results for the 90nm technology node - 01 March 2003

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: