Online information source for semiconductor professionals

Tribology issues in CMP

01 March 2006 | By Mark Osborne | White Papers >

Popular articles

Micron moving fast on Hynix in Q208 NAND flash rankings, says iSuppli - 19 August 2008

Numonyx to close California Technology Center - 12 August 2008

Qimonda starts major reorganization: exits PC DRAM market - 13 October 2008

Applied Materials sees higher CapEx spending for 2009 - 15 August 2008

Micron close to Inotera share purchase, says Gartner - 06 October 2008

Dr. Norm V. Gitis, Center for Tribology, Inc., Campbell, CA, USA

ABSTRACT

Chemical-mechanical planarization, or CMP, has become the process of choice for modern semiconductor devices. Though this complicated technology has been known for a quarter of century, its large-scale proliferation into the fabs has happened recently. Within the last five – seven years the industry of CMP polishers has grown from less than a quarter billion to over a billion dollars a year, with over four thousand polishers installed in the fabs. There are reputable predictions that in 2004 the polisher market will be more than twice of its size in 2001 – 2002, with over twelve thousand polishing heads (spindles) working in the fabs. Metrology is one of the key technologies for the control and optimization of CMP processes and materials. In this article, the in-situ monitoring of both the pad and wafer is discussed.

 

Download Please login to download the paper. No account yet? Please register. It's free!

Related jobs

Senior Engineering Project Manager - Applied Materials - Bangalore, 21 February 2008

Production Engineer - Applied Materials - Beijing , 05 February 2008

Customer Engineer - Applied Materials - Shanghai , 05 February 2008

Principal Engineer - FTIR Gas Analysis Algorithms - MKS Instruments, Inc. - Methuen, 07 October 2007

Technical Support Engineer - Carl Zeiss SMT, Inc. - Peabody, 10 August 2007

Related articles

Tribology issues in CMP - 01 March 2003

Photoresist issues for sub-100nm lithography - 01 March 2003

Supply Chain Issues for Semiconductor Foundries - 01 March 2002

Taking control of the copper process at 65 nmTaking control of the copper process at 65 nm - 01 December 2003

High k Dielectrics for Advanced Dram Applications - 01 June 2000

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: