Online information source for semiconductor professionals

The application of plasma for metal atomic layer deposition (ALD) for Cu interconnect technology

Popular articles

Micron moving fast on Hynix in Q208 NAND flash rankings, says iSuppli - 19 August 2008

Numonyx to close California Technology Center - 12 August 2008

Qimonda starts major reorganization: exits PC DRAM market - 13 October 2008

Applied Materials sees higher CapEx spending for 2009 - 15 August 2008

Micron close to Inotera share purchase, says Gartner - 06 October 2008

Stephen M. Rossnagel & Hyungjun Kim, IBM, USA

ABSTRACT

Atomic layer deposition (ALD) has sparked a lot of interest in the interconnect world for a number of reasons. The continued scaling of wafer dimensions is reaching the sub- 100 nm range today, and will soon reach the sub-50 nm realm and beyond. This puts pressure on each of the layers or structures used in the interconnect features to be as thin and as perfect as possible. Since Cu is both a bad contaminant for Si and most dielectrics, as well as readily contaminated itself by oxygen, nitrogen, water or organics from either the dielectric or the various manufacturing processes used, functional diffusion barriers and adhesion layers must be used to encapsulate the Cu. However, these must be kept to an absolute minimum thickness. Layers that are too thick displace the low resistivity Cu conductive elements (vias and lines), resulting in increased resistance and slower, hotter-running circuits.

Download Please login to download the paper. No account yet? Please register. It's free!

Related jobs

Nanofabrication Facility Operations Manager - National Institute of Standards and Technology - Gaithersburg, 28 August 2008

Principal Engineer - FTIR Gas Analysis Algorithms - MKS Instruments, Inc. - Methuen, 07 October 2007

Embedded Control Systems HW & SW Engineer-Semiconductor Processing Equipment! - MKS Instruments, Inc. - Wilmington, 05 September 2007

Principal Embedded Software Engineer - MKS Instruments, Inc. - Wilmington, 05 September 2007

Staff R&D Engineer - Synopsys - Mountain View, 23 August 2007

Related articles

ASM offers single metal gate stack for 32nm logic processes - 19 May 2008

Panasonic and Renesas use HKMG with ultra-low-k for 32nm SoC devices - 09 October 2008

Integration of ALD TaN barriers in porous low-k interconnect for the 45nm node and beyond; solution - 01 June 2005

ECD Seed Layer for Inlaid Copper Metallisation - 01 June 2000

Tool Orders: New chip company orders metal deposition tool from Trikon - 15 September 2005

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: