Online information source for semiconductor professionals

The application of plasma for metal atomic layer deposition (ALD) for Cu interconnect technology

Popular articles

Voltaix names Peter Smith as CEO - 09 November 2011

Sematech Litho Forum: Sematech mulling multi-beam mask writer effort - 12 May 2010

TSMC hosts 2008 Green Forum on ‘green’ factories - 31 October 2008

Oberai discusses Magma’s move into solar PV yield management space - 29 August 2008

TSMC honors suppliers at annual Supply Chain Management Forum - 03 December 2008

Stephen M. Rossnagel & Hyungjun Kim, IBM, USA

ABSTRACT

Atomic layer deposition (ALD) has sparked a lot of interest in the interconnect world for a number of reasons. The continued scaling of wafer dimensions is reaching the sub- 100 nm range today, and will soon reach the sub-50 nm realm and beyond. This puts pressure on each of the layers or structures used in the interconnect features to be as thin and as perfect as possible. Since Cu is both a bad contaminant for Si and most dielectrics, as well as readily contaminated itself by oxygen, nitrogen, water or organics from either the dielectric or the various manufacturing processes used, functional diffusion barriers and adhesion layers must be used to encapsulate the Cu. However, these must be kept to an absolute minimum thickness. Layers that are too thick displace the low resistivity Cu conductive elements (vias and lines), resulting in increased resistance and slower, hotter-running circuits.

Download Please login to download the paper. No account yet? Please register. It's free!

Related jobs

No related jobs found, sorry!

Related articles

Tool Order: Oxford Instruments suppliers ALD tool to Liverpool University - 11 June 2009

ASM offers single metal gate stack for 32nm logic processes - 19 May 2008

Panasonic and Renesas use HKMG with ultra-low-k for 32nm SoC devices - 09 October 2008

Milestone: ASM has shipped over 500 atomic layer deposition reactors - 13 July 2011

Integration of ALD TaN barriers in porous low-k interconnect for the 45nm node and beyond; solution - 01 June 2005

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: