Online information source for semiconductor professionals

Substrate cleaning and drying for semiconductor manufacturing

Popular articles

Voltaix names Peter Smith as CEO - 09 November 2011

Sematech Litho Forum: Sematech mulling multi-beam mask writer effort - 12 May 2010

TSMC hosts 2008 Green Forum on ‘green’ factories - 31 October 2008

Oberai discusses Magma’s move into solar PV yield management space - 29 August 2008

TSMC honors suppliers at annual Supply Chain Management Forum - 03 December 2008

D. Martin Knotter, Philips Semiconductors, Nijmegen, The Netherlands, & Jagdish Prasad, AMI Semiconductor, Pocatello, Idaho, USA

ABSTRACT

As new materials are introduced in semiconductor manufacturing at future technology nodes, new substrate cleaning processes are needed to meet the contamination requirements posed by ever shrinking geometries. Substrate cleaning requirements usually involve surface contamination such as micro-roughness, particles, metals and watermarks. The cleaning process usually varies with the substrate being cleaned. Therefore, it is very helpful to the manufacturing engineers to have cleaning processes for various substrates used in the semiconductor industry in one place as a reference. It is also important to understand the fundamental principles of cleaning and drying and therefore, in this paper we also present the basic principles of these processes. We have compiled the information on the cleaning processes used for various substrates in the semiconductor industry. The purpose of this article is to serve as a reference document on cleaning processes and chemistries used for various substrates in semiconductor manufacturing.

Download Please login to download the paper. No account yet? Please register. It's free!

Related jobs

No related jobs found, sorry!

Related articles

Photoresist and Photoresist Residue Removal with Supercritical CO2 – A Novel Approach to Cleaning - 01 June 2000

New Product: Eco-Snow technology improves efficiency of photomasks and reticle cleaning - 14 January 2010

New Product: SEZ’s ‘Esanti’ platform tackles 45nm volume production single wafer FEOL cleaning - 28 November 2006

New Product: USHIO’s ‘CHIPs’ ashing system designed for nano-imprint lithography - 28 February 2011

Post-CMP Cleaning of Thermal-Oxide Wafers - 01 June 2000

Reader comments

I'm so happy to open this site.
By Abdul Hadi on 17 June 2009

Post your comment

Name:
Email:
Please enter the word you see in the image below: