Online information source for semiconductor professionals

SPM techniques for carrier profiling at advanced technology nodes

Popular articles

Micron moving fast on Hynix in Q208 NAND flash rankings, says iSuppli - 19 August 2008

Numonyx to close California Technology Center - 12 August 2008

Qimonda starts major reorganization: exits PC DRAM market - 13 October 2008

Micron close to Inotera share purchase, says Gartner - 06 October 2008

Applied Materials sees higher CapEx spending for 2009 - 15 August 2008

Vito Raineri, Filippo Giannazzo, CNR-IMM, Catania, Italy, & Raffaele Mucciato, 2M Strumenti, Roma, Italy

ABSTRACT

Scanning Capacitance Microscopy (SCM) and Scanning Spreading Resistance Microscopy (SSRM) are two complementary Scanning Probe Microscopy (SPM) methods for two-dimensional carrier profiling with the ability to give useful information on carrier distributions in real deep submicron devices. These techniques can determine carrier profiles on different semiconductors and in particular SCM can provide carrier concentration as a direct measure. When the drift mobility is known, SSRM is able to provide 2D distributions for carrier concentration with a high resolution at concentrations higher than SCM. The main limitation for their rapid and general diffusion in semiconductor industry has been the time-consuming sample preparation stage that engages skilled technicians in boring procedures. Automatic sample preparation tools that are appearing on the market will enable this challenge to be met.
 

Download Please login to download the paper. No account yet? Please register. It's free!

Related jobs

Sr Application Engineer - Motor Control - MRL Technology - , 08 April 2008

R&D Manager - MRL Technology - , 08 April 2008

Solar cell specialist (f/m) - MRL Technology - Berlin, 08 April 2008

Business Development Manager Electricity Metering - MRL Technology - , 08 April 2008

Packaging Technical Marketing Support - MRL Technology - , 08 April 2008

Related articles

feol and beol applications of X-ray metrology - 01 December 2005

advanced characterization for copper interconnect technology - 01 December 2005

Low k films for integrated circuit IMD applications: CVD or spin-on? - 01 September 2002

Toshiba chooses Mentor Graphics’ Calibre DFM tools for 45nm node - 22 May 2008

UMC validates high-k metal-gate process for 32/28nm nodes - 25 November 2008

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: