Online information source for semiconductor professionals
RETs: understanding the cost of complexity
Popular articles
Voltaix names Peter Smith as CEO - 09 November 2011
Sematech Litho Forum: Sematech mulling multi-beam mask writer effort - 12 May 2010
TSMC hosts 2008 Green Forum on ‘green’ factories - 31 October 2008
Oberai discusses Magma’s move into solar PV yield management space - 29 August 2008
TSMC honors suppliers at annual Supply Chain Management Forum - 03 December 2008
Mark E. Mason, Texas Instruments Incorporated, Dallas, Texas, USA
ABSTRACT
In 1965, Gordon Moore set a path for lithographers that has led directly to the abundant use of resolution enhancement technologies (RETs) for patterning semiconductor devices. Not surprisingly, these RETs have a real cost in terms of computation times, complexity, license fees, and support manpower. The International Sematech Cost of Ownership (CoO) analysis [1] can be extended to estimate the impact of RETs on overall lithography CoO and on the cost per modern semiconductor wafer, which appears to be around $10/RET level for a high-volume ASIC case.
 |
Please login to download the paper. No account yet? Please register. It's free! |