Online information source for semiconductor professionals
RETs: understanding the cost of complexity
Popular articles
Micron moving fast on Hynix in Q208 NAND flash rankings, says iSuppli - 19 August 2008
Numonyx to close California Technology Center - 12 August 2008
Qimonda starts major reorganization: exits PC DRAM market - 13 October 2008
Applied Materials sees higher CapEx spending for 2009 - 15 August 2008
Micron close to Inotera share purchase, says Gartner - 06 October 2008
Mark E. Mason, Texas Instruments Incorporated, Dallas, Texas, USA
ABSTRACT
In 1965, Gordon Moore set a path for lithographers that has led directly to the abundant use of resolution enhancement technologies (RETs) for patterning semiconductor devices. Not surprisingly, these RETs have a real cost in terms of computation times, complexity, license fees, and support manpower. The International Sematech Cost of Ownership (CoO) analysis [1] can be extended to estimate the impact of RETs on overall lithography CoO and on the cost per modern semiconductor wafer, which appears to be around $10/RET level for a high-volume ASIC case.
 |
Please login to download the paper. No account yet? Please register. It's free! |