Online information source for semiconductor professionals

Process optimization – the key to obtain highly reliable Cu interconnects

Popular articles

Micron moving fast on Hynix in Q208 NAND flash rankings, says iSuppli - 19 August 2008

Numonyx to close California Technology Center - 12 August 2008

Qimonda starts major reorganization: exits PC DRAM market - 13 October 2008

Micron close to Inotera share purchase, says Gartner - 06 October 2008

Applied Materials sees higher CapEx spending for 2009 - 15 August 2008

A.H. Fischer, A. von Glasow, S. Penka & F. Ungar, Reliability Methodology, Infineon Technologies AG, Munich, Germany

ABSTRACT

Electromigration (EM) and stressvoiding (SV) are critical wear-out mechanisms in copper metallizations, limiting the lifetime of complex interconnect systems [1–3]. As the trend goes to higher currents and operation temperatures, it is a great challenge for process integration to obtain highly reliable interconnects that are operable, e.g. at 6 mA/μm2 and 125°C for more than 10 y, tolerating only “few ppm” failures. The key to meet such targets is the optimization of single processes that yield appropriate microstructural properties of the copper and adequate interfaces along the liner or the cap layer. This paper will focus on process-related influences on the EM and SV behavior, where three categories are distinguished: Processes that influence local properties of the copper or liner at the via-to-line transition (I), that change the grain structure of copper (II), that change interface properties between Cu and cap layer (III).

Download Please login to download the paper. No account yet? Please register. It's free!

Related jobs

Factory Start Up Director/Manager (Solar Factory Operations) - Applied Materials - , 07 August 2008

Quality Assurance Engineer - Tokyo Electron Limited - Santa Clara , 30 October 2007

Programmer Analyst-LiveLink - AMI Semiconductor - POCATELLO, 10 August 2007

Diffusion Engineer - AMI Semiconductor - Pocatello, 10 August 2007

Senior Applications Engineer - Axcelis - Beverly, 09 August 2007

Related articles

Wafer Backside Spin-Process Contamination Elimination for Advanced Copper Device Applications - 01 March 2000

Synopsys and Mattson join forces on TCAD process simulation for CMOS processes - 16 July 2008

Taking control of the copper process at 65 nmTaking control of the copper process at 65 nm - 01 December 2003

New Product: KLA-Tencor’s PROLITH 10 handles 32nm OPC effects - 26 February 2007

Duke University to develop IP on nanotubes to replace copper interconnects - 07 November 2005

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: