Online information source for semiconductor professionals

Process optimization – the key to obtain highly reliable Cu interconnects

Popular articles

Sematech Litho Forum: Sematech mulling multi-beam mask writer effort - 12 May 2010

Oberai discusses Magma’s move into solar PV yield management space - 29 August 2008

TSMC hosts 2008 Green Forum on ‘green’ factories - 31 October 2008

TSMC honors suppliers at annual Supply Chain Management Forum - 03 December 2008

Samsung and Micron gain most market share in DRAM crisis - 17 February 2009

A.H. Fischer, A. von Glasow, S. Penka & F. Ungar, Reliability Methodology, Infineon Technologies AG, Munich, Germany

ABSTRACT

Electromigration (EM) and stressvoiding (SV) are critical wear-out mechanisms in copper metallizations, limiting the lifetime of complex interconnect systems [1–3]. As the trend goes to higher currents and operation temperatures, it is a great challenge for process integration to obtain highly reliable interconnects that are operable, e.g. at 6 mA/μm2 and 125°C for more than 10 y, tolerating only “few ppm” failures. The key to meet such targets is the optimization of single processes that yield appropriate microstructural properties of the copper and adequate interfaces along the liner or the cap layer. This paper will focus on process-related influences on the EM and SV behavior, where three categories are distinguished: Processes that influence local properties of the copper or liner at the via-to-line transition (I), that change the grain structure of copper (II), that change interface properties between Cu and cap layer (III).

Download Please login to download the paper. No account yet? Please register. It's free!

Related jobs

No related jobs found, sorry!

Related articles

Wafer Backside Spin-Process Contamination Elimination for Advanced Copper Device Applications - 01 March 2000

Synopsys and Mattson join forces on TCAD process simulation for CMOS processes - 16 July 2008

Taking control of the copper process at 65 nmTaking control of the copper process at 65 nm - 01 December 2003

Evolution of copper plating chemistry requirements for the sub-90-nm node - 01 December 2003

New Product: ‘IONX’ PVD copper seed process from Novellus provides bottom-up fill for 2xnm node - 30 July 2009

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: