Online information source for semiconductor professionals
PREVIEW: Edition 39: Wafer-edge yield engineering in leading-edge DRAM manufacturing
Popular articles
Oberai discusses Magma’s move into solar PV yield management space - 29 August 2008
Sematech Litho Forum: Sematech mulling multi-beam mask writer effort - 12 May 2010
TSMC honors suppliers at annual Supply Chain Management Forum - 03 December 2008
TSMC hosts 2008 Green Forum on ‘green’ factories - 31 October 2008
Samsung and Micron gain most market share in DRAM crisis - 17 February 2009
By Oguz Yavas, Ernst Richter, Christian Kluthe & Markus
Sickmoeller, Qimonda AG
ABSTRACT
A recent collection of data on 90nm, 80nm and 75nm technology from state-of-the-art 300mm wafer fabs have been brought together to perform a comprehensive analysis of wafer-edge yield engineering. For this study, a dedicated cross-functional team thoroughly investigated wafer periphery using innovative tools such as yield test chips and advanced process inspection. Critical processes were identified and countermeasures implemented to improve overall yield performance. Best practice sharing within the fabrication cluster resulted in a significant learning speed that supported an aggressive global production ramp. The challenges and the methodology used to address fast wafer-edge yield learning in Dynamic Random Access Memory (DRAM) manufacturing are the focus of this paper.
 |
Please login to download the paper. No account yet? Please register. It's free! |