Online information source for semiconductor professionals

Post-etch cleaning chemistries evaluation for low k-copper integration

Popular articles

Micron moving fast on Hynix in Q208 NAND flash rankings, says iSuppli - 19 August 2008

Numonyx to close California Technology Center - 12 August 2008

Qimonda starts major reorganization: exits PC DRAM market - 13 October 2008

Micron close to Inotera share purchase, says Gartner - 06 October 2008

Applied Materials sees higher CapEx spending for 2009 - 15 August 2008

L. Broussous, O. Hinsinger, S. Favier, P. Besson, STMicroelectronics, France

ABSTRACT

This work presents an analysis of interconnect cleaning for low-k / copper integration. We focused on post-etch cleaning for 0.12 and 0.09μm node technology with Fluoride Silicon Glass (FSG) and SiOC low-k dielectrics. Electrical and analytical data were combined to point out the mechanisms and efficiency of various cleaning chemistries in the presence of Copper.

Download Please login to download the paper. No account yet? Please register. It's free!

Related jobs

Lead Mechanical Engineer - Carl Zeiss SMT, Inc. - Peabody, 10 August 2007

Sr Analog Design Engineer - AMI Semiconductor - , 10 August 2007

Design Engineer/System Architect - AMI Semiconductor - POCATELLO, 10 August 2007

Diffusion Engineer - AMI Semiconductor - Pocatello, 10 August 2007

Electrical engineering - Axcelis - Beverly, 10 August 2007

Related articles

Development of a BEOL post-etch cleaning process for cu/low-k integration using the SEZ single wafer - 01 March 2004

CMP chemistry and materials challenges for ultra low-k integration - 01 December 2006

Wafer Backside Spin-Process Contamination Elimination for Advanced Copper Device Applications - 01 March 2000

New Product: Mallinckrodt Baker’s CLk-870 residue remover cuts process times - 04 January 2007

Post-CMP Cleaning of Thermal-Oxide Wafers - 01 June 2000

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: