DAMIEN LENOBLE, STMicroelectronics, Crolles Cedex, France
ABSTRACT
The integration of sub-20 nm junctions is scheduled for the sub-90 nm CMOS technologies. The extreme difficulty to implant the doping species at the very low energies required by very-advanced transistor technology (sub-0.1 μm) by standard ion implantation is a strong motivation for device manufacturers to explore alternative doping technology such as PLAD. In this paper, we firstly detail the limits of the ion implantation process and then we show how we have used the PLAD technique to improve the ultra-shallow junction (USJ) process formation.