Online information source for semiconductor professionals
High-k/metal gate transistor scaling and device concerns for advanced CMOS device applications
Popular articles
Voltaix names Peter Smith as CEO - 09 November 2011
Sematech Litho Forum: Sematech mulling multi-beam mask writer effort - 12 May 2010
TSMC hosts 2008 Green Forum on ‘green’ factories - 31 October 2008
Oberai discusses Magma’s move into solar PV yield management space - 29 August 2008
TSMC honors suppliers at annual Supply Chain Management Forum - 03 December 2008
Mark I. Gardnera, Sundar Gopalan, Jim Gutt, Paul Kirschb, Siddarth Kirshnan, Jeff Petersonc, Hong-Jyh Lid & Howard R. Huff, International SEMATECH, Austin, Texas, USA Assignment from: a Advanced Micro Devices, b IBM, c Intel d Infineon
ABSTRACT
This article discusses the issues surrounding high-k metal gate transistors for advanced CMOS devices. This type of structure is essential to obtain future generations of devices.
 |
Please login to download the paper. No account yet? Please register. It's free! |