Online information source for semiconductor professionals

Fab Design and Development Methodology Must Change to Allow for Successful Integration of All System

Popular articles

Micron moving fast on Hynix in Q208 NAND flash rankings, says iSuppli - 19 August 2008

Numonyx to close California Technology Center - 12 August 2008

Qimonda starts major reorganization: exits PC DRAM market - 13 October 2008

Micron close to Inotera share purchase, says Gartner - 06 October 2008

Applied Materials sees higher CapEx spending for 2009 - 15 August 2008

THERON D. COLVIN, PRI Automation, Mesa, AZ, USA
GERALD T. MACKULAK, Arizona State University, Tempe, AZ, USA

ABSTRACT

Semiconductor factory design methodology must apply a systems approach to build a cost-effective solution. The use of industrial engineering analytical approaches, computerized analysis and intelligent CAD tools in a collaborative environment can assist in the risk reduction of designing a new type fab. Industrial engineers working with the customer and various disciplines can create a new concept that allows complete confidence in the final design. This may allow the factory designers more freedom in creating zones that are adaptable to equipment, process, and manufacturing changes with automated material logistics as the linkage between process modules.
Download Please login to download the paper. No account yet? Please register. It's free!

Related jobs

Factory Start Up Director/Manager (Solar Factory Operations) - Applied Materials - , 07 August 2008

Quality Assurance Engineer - Tokyo Electron Limited - Santa Clara , 30 October 2007

Technical Support Engineer - Carl Zeiss SMT, Inc. - Peabody, 10 August 2007

Electrical engineering - Axcelis - Beverly, 10 August 2007

Senior Applications Engineer - Axcelis - Beverly, 09 August 2007

Related articles

Cadence taps engineering and design expertise in European Universities to form network - 18 October 2007

Process optimization – the key to obtain highly reliable Cu interconnects - 01 December 2003

A Revolution in Test – The Death of Packaging - 01 December 1999

Reliability and packaging verification of Cu/low-k interconnects for - 01 December 2003

IBM & Rohm and Haas sign JDA on copper/low-k CMP through 22nm node - 27 February 2008

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: