Online information source for semiconductor professionals
Electrochemical deposition challenges for 65nm
Popular articles
Samsung and Micron gain most market share in DRAM crisis - 17 February 2009
Oberai discusses Magma’s move into solar PV yield management space - 29 August 2008
TSMC hosts 2008 Green Forum on ‘green’ factories - 31 October 2008
Micron moving fast on Hynix in Q208 NAND flash rankings, says iSuppli - 19 August 2008
Numonyx to close California Technology Center - 12 August 2008
Frank Rabourn, Semitool Inc., Kalispell, Montana, USA
ABSTRACT
The semiconductor industry’s movement to the 65nm technology node, presents a number of challenges for Interconnect. Many of these are extensions of the current challenges for the 90nm node, such as low-k integration, CMP uniformity, Residue Removal and structural robustness. These challenges have become greater when coupled with the 65nm requirements. Newer challenges are directly related to the scaling requirements for 65nm, such as current density, ultrathin barrier/seed deposition and electromigration (EM). This paper is focused on the challenges related to the Electrochemical Deposition (ECD) for the 65nm technology node.
 |
Please login to download the paper. No account yet? Please register. It's free! |