Online information source for semiconductor professionals
Development of multi-levelinterconnect technologies for 2nd generation 65nm node VLSIs
Popular articles
Voltaix names Peter Smith as CEO - 09 November 2011
Sematech Litho Forum: Sematech mulling multi-beam mask writer effort - 12 May 2010
TSMC hosts 2008 Green Forum on ‘green’ factories - 31 October 2008
Oberai discusses Magma’s move into solar PV yield management space - 29 August 2008
TSMC honors suppliers at annual Supply Chain Management Forum - 03 December 2008
Yoshihiro Hayashi, System Devices Research Laboratories, NEC
ABSTRACT
NEC Corporation and NEC Electronics Corporation have succeeded in the development of multi-level Cu/low-k interconnects for second-generation 65nm-node VLSIs [1]. By improving the interconnect structure and dielectric material, reduction of the effectivedielectric constant, keff, to the targetvalue of keff equals 3.0 was successfully demonstrated, without degrading reliability. The interconnect power consumption is expected to be reduced by 16%->15%, and signal speed to be improved by 24%, as compared with 1st -generation structures
 |
Please login to download the paper. No account yet? Please register. It's free! |