Online information source for semiconductor professionals
Deep trench metrology challenges for 75nm DRAM technology
Popular articles
Voltaix names Peter Smith as CEO - 09 November 2011
Sematech Litho Forum: Sematech mulling multi-beam mask writer effort - 12 May 2010
TSMC hosts 2008 Green Forum on ‘green’ factories - 31 October 2008
Oberai discusses Magma’s move into solar PV yield management space - 29 August 2008
TSMC honors suppliers at annual Supply Chain Management Forum - 03 December 2008
Peter Weidner, Alexander Kasic, Thomas Hingst & Thomas Lindner, Qimonda Dresden, Germany
ABSTRACT
The demand for new DRAM technologies with smaller ground rules leads to new challenges for inline metrology. This paper addresses inline monitoring of structural dimensions like depths and critical dimension (CD), excluding defect density monitoring and advanced process control techniques.
Qimonda pursues the deep trench (DT) capacitor concept. A main module in DRAM manufacturing comprises DT etch, capacity enhancing steps, and the connection of the DT to the device. Interesting demands for metrology emerge with every new technology node. Focusing on 75nm DRAM technology, this paper will highlight key processes in the DT module.
 |
Please login to download the paper. No account yet? Please register. It's free! |