Online information source for semiconductor professionals

Copper Removal Processes for Microelectronics Applications

Popular articles

Voltaix names Peter Smith as CEO - 09 November 2011

Sematech Litho Forum: Sematech mulling multi-beam mask writer effort - 12 May 2010

TSMC hosts 2008 Green Forum on ‘green’ factories - 31 October 2008

Oberai discusses Magma’s move into solar PV yield management space - 29 August 2008

TSMC honors suppliers at annual Supply Chain Management Forum - 03 December 2008

RAJIB AHMED, BRIAN SOPKO & JACOB JORNE, University of Rochester, Rochester, NY, USA

ABSTRACT

Methods of copper removal for microelectronics applications have been explored. We have discussed the mechanisms of the more commonly accepted chemical mechanical planarisation (CMP) processes. We also have investigated the mechanisms of electrodissolution and electropolishing. Two processes for improving the current methods of dual damascene copper processing have been made. One utilises a synergy between CMP and electrodissolution. The other uses electrodissolution as an alternative to bulk copper removal and planarisation. Both merit further investigation and experimentation to determine their viability as accepted alternatives to current copper CMP removal processes.
Download Please login to download the paper. No account yet? Please register. It's free!

Related jobs

No related jobs found, sorry!

Related articles

Treatment of Copper CMP Wastewater - 01 June 2001

Real-time profile control: advanced process control for copper CMP - 01 June 2004

Selective Removal Strategies for Low k Dual Damascene - 01 December 2002

Environmental Requirements Applicable to Copper-Based Semiconductor Deposition Processes in the… - 01 December 1999

New Product: Applied Materials offers BLOk II PECVD system for barrier films at 45nm and below - 04 June 2007

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: