Online information source for semiconductor professionals

Copper interconnects with CVD low-k BEOL dielectric and their reliability

Popular articles

New Product: Applied Materials new EUV reticle etch system provides nanometer-level accuracy - 19 September 2011

Oberai discusses Magma’s move into solar PV yield management space - 29 August 2008

‚??Velocity‚?? the new buzzword in Intel‚??s PQS annual awards - 12 April 2012

Applied Materials adds Jim Rogers to Board of Directors - 29 April 2008

New Product: ASML Brion‚??s Tachyon MB-SRAF enables OPC-like compute times - 19 September 2011

H. S. Rathore, D. B. Nguyen, B. Agarwala, K. Chanda, R. G. Filippi, D. Edelstein, C. C. Yang, A. Cowley,W. Landers, M. Yoon, L. Clevenger, J. Demarest, C. R. Davis & C. A. Barile, IBM Systems and Technology Group, Hopewell Junction, NY, USA, C. K. Hu, IBM T. J.Watson Research Center, Yorktown Heights, NY, USA, F. Chen, IBM Systems and Technology Group, Essex Junction, VT, USA, D. Hawken, IBM Systems and Technology Group, Endicott, NY, USA


IBM has implemented copper because of its higher conductivity and scalability, to allow lower capacitances at higher current densities than Al, and to proceed to smaller dimensions at better reliability. The performance can be further enhanced by integrating low-k dielectric with copper to decrease capacitive load and RC delay of interconnects. Here we report the reliability stress result of 90-nm copper interconnects with CVD low-k as BEOL dielectric. This technology offers up to 12 levels of wiring, first as a W local interconnect, then eight in Cu/low-k, two in Cu/FTEOS, and one terminal Al- Cu level. All copper interconnects were processed by a dual damascene scheme except the first metal level (M1) which was single damascene. Data from stresses such as electromigration, stress migration, time-dependent dielectric breakdown (TDDB), thermal cycle and chip package interaction (CPI) on the Cu dual damascene structures in CVD low-k dielectric will be discussed. The results met or exceeded the reliability requirements and were equivalent to those obtained on a Cu-SiO2 interconnect scheme.

Download Please login to download the paper. No account yet? Please register. It's free!

Related articles

Evolution of copper plating chemistry requirements for the sub-90-nm node - 01 December 2003

Confronting the low-k challenge: if it does not improve RC, why bother? - 01 December 2003

The Importance of Cu in New Generation Process Technologies - 01 March 2000

Taking control of the copper process at 65 nmTaking control of the copper process at 65 nm - 01 December 2003

A Breakthrough in Low-k Barrier/Etch Stop Films for Copper Damascene Applications - 01 March 2000

Reader comments

No comments yet!

Post your comment

Please enter the word you see in the image below: