Online information source for semiconductor professionals

Contamination control for the 32nm node

Popular articles

Oberai discusses Magma’s move into solar PV yield management space - 29 August 2008

Sematech Litho Forum: Sematech mulling multi-beam mask writer effort - 12 May 2010

TSMC honors suppliers at annual Supply Chain Management Forum - 03 December 2008

TSMC hosts 2008 Green Forum on ‘green’ factories - 31 October 2008

Samsung and Micron gain most market share in DRAM crisis - 17 February 2009

Twan Bearda, Rita Vos, Paul W. Mertens, Gabriela Catana & Cedric Huyghebaert, IMEC, Leuven, Belgium

ABSTRACT 

The need to incorporate new materials with every new generation of devices has created a completely new situation for contamination control and cleaning. Cleaning technologies that can remove contaminants without attaching these new materials need to be developed. We also need to change our perception of what contamination is and how it should be controlled.

Download Please login to download the paper. No account yet? Please register. It's free!

Related articles

Cleanroom Protocol Approaches for the Construction Process - 01 June 2002

Sidewall metrology technologies for 32nm node and beyond - 01 June 2007

New Product: Vistec offers photomask CD measurement down to 32nm - 12 March 2007

Advantages to Point-of-Use Filtration of Photoresists in Reducing Contamination on the Wafer Surface - 01 March 2000

Wafer Backside Spin-Process Contamination Elimination for Advanced Copper Device Applications - 01 March 2000

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: