Online information source for semiconductor professionals
Chip Scale Package Implementation Issues
Popular articles
Sematech Litho Forum: Sematech mulling multi-beam mask writer effort - 12 May 2010
Oberai discusses Magma’s move into solar PV yield management space - 29 August 2008
TSMC hosts 2008 Green Forum on ‘green’ factories - 31 October 2008
TSMC honors suppliers at annual Supply Chain Management Forum - 03 December 2008
Samsung and Micron gain most market share in DRAM crisis - 17 February 2009
ABSTRACT
Availability of board solder joint reliability information is critical to the wider implementation of Chip Scale Packages (CSPs). The JPL-led CSP Consortia, ref. [1], of enterprises representing government agencies and private companies have joined together to pool in-kind resources for developing the quality and reliability of CSPs for a variety of projects. In the process of building the Consortia test vehicles, many challenges were identified regarding various aspects of technology implementation. This paper will present our experience in the areas of technology implementation challenges, including design and building both standard and microvia boards, and assembly of two types of CSP test vehicles.
 |
Please login to download the paper. No account yet? Please register. It's free! |