Online information source for semiconductor professionals

Challenges in Fab Design

Popular articles

Micron moving fast on Hynix in Q208 NAND flash rankings, says iSuppli - 19 August 2008

Numonyx to close California Technology Center - 12 August 2008

Qimonda starts major reorganization: exits PC DRAM market - 13 October 2008

Applied Materials sees higher CapEx spending for 2009 - 15 August 2008

Micron close to Inotera share purchase, says Gartner - 06 October 2008

LEON F. MCGINNIS, Georgia Institute of Technology, Atlanta, GA, USA, JOHN FOWLER, Arizona State University, USA,
STANLEY GERSHWIN, Massachusetts Institute of Technology, USA, ROBERT LEACHMAN, University of California, Berkeley, USA
JIM IRWIN, IC Irwin Consulting,USA, DOUGLAS SCOTT & MITCHELL WEISS, PRI Automation, Billerica, MA, USA

ABSTRACT

The design of Fabrication plants for future high resolution products is a vital and daunting task. The distant vision of a totally automated factory with minimal service staffing comes to mind as a designer’s dream. However, reality demands that the complexities of design require very careful thought and engineering expertise when investing the enormous capital outlay that a modern plant requires. PRISM – a consortium of academic and commercial organisations – has been formed to address these issues. This paper examines the aims and requirements of such an organisation to satisfactorily build these future super high tech Fabrication facilities.

Download Please login to download the paper. No account yet? Please register. It's free!

Related jobs

Electrical Engineer III - MKS Instruments, Inc. - Andover, 07 October 2007

Engineer IV - Electro-Optical Instrumentation - MKS Instruments, Inc. - Methuen, 07 September 2007

Principal Embedded Software Engineer - MKS Instruments, Inc. - Wilmington, 05 September 2007

Yield Ramp Consultant - Synopsys - Austin, 23 August 2007

Technical Support Engineer - Carl Zeiss SMT, Inc. - Peabody, 10 August 2007

Related articles

Process Control and Defect Inspection Strategies for 300mm Fabs - 01 December 2002

Electrochemical deposition challenges for 65nm - 01 March 2003

193 nm Microlithography and DUV Light Source Design - 01 March 1999

SEMATECH prepares 3D-IC workshop on manufacturing and reliability - 21 August 2008

Chip Scale Package Implementation Issues - 01 December 1999

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: