Online information source for semiconductor professionals
Challenges in Copper Interconnect Technology: Macro-Uniformity and Micro-Filling Power in Copper…
Popular articles
New Product: Applied Materials new EUV reticle etch system provides nanometer-level accuracy - 19 September 2011
Oberai discusses Magma’s move into solar PV yield management space - 29 August 2008
â??Velocityâ?? the new buzzword in Intelâ??s PQS annual awards - 12 April 2012
Applied Materials adds Jim Rogers to Board of Directors - 29 April 2008
TSMC honors suppliers at annual Supply Chain Management Forum - 03 December 2008
ABSTRACT
Copper electroplating has become the accepted process for depositing copper on semiconductor wafers. Achieving reliable via and trench filling is the principal challenge of the electroplating process, and this gap filling process is controlled by the kinetics of the copper plating reaction, which in turn is partially governed by the nature and concentration of trace amounts of organic additives in the electrolyte. Since additive concentrations are in the parts-per-million (ppm) range and are continuously depleted during the plating process as well as during system idle time, maintaining the correct electroplating bath composition is critical to achieving consistent void-free filling
 |
Please login to download the paper. No account yet? Please register. It's free! |