Online information source for semiconductor professionals

Challenges and trends in copper plating technology for 90nm and beyond

Popular articles

Micron moving fast on Hynix in Q208 NAND flash rankings, says iSuppli - 19 August 2008

Numonyx to close California Technology Center - 12 August 2008

Qimonda starts major reorganization: exits PC DRAM market - 13 October 2008

Applied Materials sees higher CapEx spending for 2009 - 15 August 2008

Micron close to Inotera share purchase, says Gartner - 06 October 2008

Axel Preusse, AMD Fab 36 LLC & Co. KG & Markus Nopper, AMD Saxony LLC & Co. KG, Dresden, Germany

ABSTRACT

Ever since copper plating together with the dual damascene inegration scheme established itself as the mainstream, filling of via-holes and trenches has been the focus of interest for process engineers as well as integration experts.

Download Please login to download the paper. No account yet? Please register. It's free!

Related jobs

Nanofabrication Facility Operations Manager - National Institute of Standards and Technology - Gaithersburg, 28 August 2008

Principal Engineer - FTIR Gas Analysis Algorithms - MKS Instruments, Inc. - Methuen, 07 October 2007

Embedded Control Systems HW & SW Engineer-Semiconductor Processing Equipment! - MKS Instruments, Inc. - Wilmington, 05 September 2007

Principal Embedded Software Engineer - MKS Instruments, Inc. - Wilmington, 05 September 2007

Staff R&D Engineer - Synopsys - Mountain View, 23 August 2007

Related articles

The status and future of copper CMP technology and consumables need - 01 June 2006

Advanced process control of copper electroplating thickness profile - 01 March 2008

ECD Seed Layer for Inlaid Copper Metallisation - 01 June 2000

Copper metallization for advanced interconnects: the electrochemical revolution - 01 August 2004

Automated Chemical Management for Production Copper Electroplating - 01 March 2000

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: