Online information source for semiconductor professionals

Challenges and trends in copper plating technology for 90nm and beyond

Popular articles

Voltaix names Peter Smith as CEO - 09 November 2011

Sematech Litho Forum: Sematech mulling multi-beam mask writer effort - 12 May 2010

TSMC hosts 2008 Green Forum on ‘green’ factories - 31 October 2008

Oberai discusses Magma’s move into solar PV yield management space - 29 August 2008

TSMC honors suppliers at annual Supply Chain Management Forum - 03 December 2008

Axel Preusse, AMD Fab 36 LLC & Co. KG & Markus Nopper, AMD Saxony LLC & Co. KG, Dresden, Germany

ABSTRACT

Ever since copper plating together with the dual damascene inegration scheme established itself as the mainstream, filling of via-holes and trenches has been the focus of interest for process engineers as well as integration experts.

Download Please login to download the paper. No account yet? Please register. It's free!

Related jobs

No related jobs found, sorry!

Related articles

The status and future of copper CMP technology and consumables need - 01 June 2006

Advanced process control of copper electroplating thickness profile - 01 March 2008

ECD Seed Layer for Inlaid Copper Metallisation - 01 June 2000

Copper metallization for advanced interconnects: the electrochemical revolution - 01 August 2004

Challenges in Copper Interconnect Technology: Macro-Uniformity and Micro-Filling Power in Copper… - 01 March 2000

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: