Online information source for semiconductor professionals

Application of Advances in Reactor Design to Metal Etch Chambers for Availability, Cost, Process and

01 June 2000 | By Mark Osborne | White Papers > Edition 12

Popular articles

Micron moving fast on Hynix in Q208 NAND flash rankings, says iSuppli - 19 August 2008

Numonyx to close California Technology Center - 12 August 2008

Qimonda starts major reorganization: exits PC DRAM market - 13 October 2008

Micron close to Inotera share purchase, says Gartner - 06 October 2008

Applied Materials sees higher CapEx spending for 2009 - 15 August 2008

DAVE GALLEY, WILLIE FUNK & MARY JANE EVANS, ATMEL Corporation, Colorado Springs, CO, USA
KEVIN SANNES, Applied Materials, Colarado Springs, CO, USA
JOHN O’SULLIVAN & DEREK BRODIE, Applied Materials, Sunnyvale, CA, USA

ABSTRACT

Utilising concepts of advanced reactor design, a team from ATMEL and Applied Materials has adapted the MxP metal etch reactor to successfully meet the demands of a high-volume manufacturing environment. Liner technology, an electrostatic chuck and a self-cleaning focus ring have been employed to bring the system availability from a highly variable ~58% to a very consistent mean of ~87%. Particle performance has dramatically improved without sacrificing process performance.

Download Please login to download the paper. No account yet? Please register. It's free!

Related jobs

Factory Start Up Director/Manager (Solar Factory Operations) - Applied Materials - , 07 August 2008

Quality Assurance Engineer - Tokyo Electron Limited - Santa Clara , 30 October 2007

Technical Support Engineer - Carl Zeiss SMT, Inc. - Peabody, 10 August 2007

Electrical engineering - Axcelis - Beverly, 10 August 2007

Senior Applications Engineer - Axcelis - Beverly, 09 August 2007

Related articles

New Product: Intevac’s novel ‘Lean Etch’ platform posts 200wph productivity - 24 August 2007

New Product: Lam Research targets 1nm CD uniformity with the 2300 Versys Kiyo3x etcher - 25 June 2008

New Product: Invarium offers ‘wet’ versus ‘dry’ lithography patterning synthesis trade-offs: - 18 September 2006

IMEC reduces high-k/metal gate process steps from 15 to 9 - 17 June 2008

Achieving Higher Productivity in Oxide CMP - 01 June 2001

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: