Online information source for semiconductor professionals

An Analysis Tool to Determine the Components of Capacity and Cycle Time in a Semiconductor…

Popular articles

Micron moving fast on Hynix in Q208 NAND flash rankings, says iSuppli - 19 August 2008

Numonyx to close California Technology Center - 12 August 2008

Qimonda starts major reorganization: exits PC DRAM market - 13 October 2008

Applied Materials sees higher CapEx spending for 2009 - 15 August 2008

Micron close to Inotera share purchase, says Gartner - 06 October 2008

DONALD P. MARTIN, IBM Microelectronics Division, Essex Junction, VT, USA

ABSTRACT

The investment required for a new semiconductor manufacturing line is currently in excess of $2B. Improving asset utilisation by increasing equipment productivity has been a major focus in order to maximise the profit of a line in the face of this significant investment. A number of methodologies and analysis systems, both home-grown and commercial, have been developed to determine equipment productivity. Most of these analysis tools use data generated solely from this equipment (e.g., down states, up states, number of wafers processed, etc.) to understand the components of equipment productivity. However, equipment suppliers have been very successful in providing equipment whose availability is usually greater than 85%. As a result, there are other capacity detractors that are as large or larger than those dealing with equipment availability. Examples are idle-no-WIP for cycle time, idle-no-operator due to wait for load/unload, and the effect of mix and volume on batch size. A common characteristic of these capacity detractors is that they occur when the equipment is available to run production. This paper describes an analysis tool, the capacity and cycle time-throughput understanding system (CAC-TUS), that has been developed and implemented to provide accurate and meaningful capacity loss components, especially when equipment is available to run production. This system combines equipment state data and lot logistical data to determine the magnitude of capacity and cycle time components, including idle-no-WIP and no operator. One of the advantages of this tool is that it greatly reduces the errors associated with operator coding. In addition, it can help determine elements of production such as train size, raw process time, etc. As a result, the magnitude of all capacity loss problems can be accurately measured, the correct owners can be assigned to own and resolve these problems, and efforts to improve capacity can be better focused.

Download Please login to download the paper. No account yet? Please register. It's free!

Related jobs

Embedded Control Systems HW & SW Engineer-Semiconductor Processing Equipment! - MKS Instruments, Inc. - Wilmington, 05 September 2007

Principal Embedded Software Engineer - MKS Instruments, Inc. - Wilmington, 05 September 2007

Staff R&D Engineer - Synopsys - Mountain View, 23 August 2007

Yield Ramp Consultant - Synopsys - Austin, 23 August 2007

E Beam Site Engineer - Carl Zeiss SMT, Inc. - San Jose, 10 August 2007

Related articles

The Advantages of Using Short Cycle Time Manufacturing (SCM) Instead of Continuous Flow Manufacturin - 01 March 1999

Best practices for wafer-fab cycle-time management – tool uptime - 01 June 2004

New Product: Factory Physics software suite handles supply chain changes - 28 November 2006

Probing the causes of corrosion in welded 316L stainless steel - 01 August 2004

The Impact of Conveyor Transports on Factory Performance at Infineon’s (Siemens) 200-mm Fab - 01 December 1999

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: