Online information source for semiconductor professionals
Edition 38: The holistic route to high yields at smallest feature sizes
Popular articles
Oberai discusses Magma’s move into solar PV yield management space - 29 August 2008
Sematech Litho Forum: Sematech mulling multi-beam mask writer effort - 12 May 2010
TSMC honors suppliers at annual Supply Chain Management Forum - 03 December 2008
TSMC hosts 2008 Green Forum on ‘green’ factories - 31 October 2008
Samsung and Micron gain most market share in DRAM crisis - 17 February 2009
By Bernardo Kastrup, ASML, Veldhoven, The Netherlands
ABSTRACT
Feature shrink is the force that drives the semiconductor industry forward. At each step along the technology roadmap, manufacturers need to be able to produce chips efficiently, cost effectively and with high yield. As feature sizes become ever smaller, the manufacturing challenges increase almost exponentially, putting extremely tight requirements on parameters such as overlay and critical dimension uniformity (CDU). Even the tiniest process variation can have a potentially disastrous effect. In order to remedy these challenges, this paper’s proposal for a holistic manufacturing approach claims to avoid these effects by looking at all of the essential steps and processes together as a whole.
 |
Please login to download the paper. No account yet? Please register. It's free! |