Online information source for semiconductor professionals

Edition 38: The holistic route to high yields at smallest feature sizes

Popular articles

Oberai discusses Magma’s move into solar PV yield management space - 29 August 2008

New Product: Applied Materials new EUV reticle etch system provides nanometer-level accuracy - 19 September 2011

‚??Velocity‚?? the new buzzword in Intel‚??s PQS annual awards - 12 April 2012

Applied Materials adds Jim Rogers to Board of Directors - 29 April 2008

TSMC honors suppliers at annual Supply Chain Management Forum - 03 December 2008

FT38By Bernardo Kastrup, ASML, Veldhoven, The Netherlands

ABSTRACT

Feature shrink is the force that drives the semiconductor industry forward. At each step along the technology roadmap, manufacturers need to be able to produce chips efficiently, cost effectively and with high yield. As feature sizes become ever smaller, the manufacturing challenges increase almost exponentially, putting extremely tight requirements on parameters such as overlay and critical dimension uniformity (CDU). Even the tiniest process variation can have a potentially disastrous effect. In order to remedy these challenges, this paper’s proposal for a holistic manufacturing approach claims to avoid these effects by looking at all of the essential steps and processes together as a whole.

Download Please login to download the paper. No account yet? Please register. It's free!

Related articles

Qimonda starts volume production of Buried Wordline DRAM - 05 November 2008

Edition 38: Metrology equipment for the 45-32nm nodes - 11 December 2008

High k Dielectrics for Advanced Dram Applications - 01 June 2000

New Product: ASML boost scanner matching by as much as 70% with ‚??LithoTuner‚?? software suite - 03 December 2008

New Product: ULVAC Technologies cuts cost of resist strip processes with Enviro ‚??Optima‚??s small - 29 August 2006

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: