Online information source for semiconductor professionals
Manufacturing technology for sub-50nm DRAM and NAND Flash memory
Popular articles
Voltaix names Peter Smith as CEO - 09 November 2011
Sematech Litho Forum: Sematech mulling multi-beam mask writer effort - 12 May 2010
TSMC hosts 2008 Green Forum on ‘green’ factories - 31 October 2008
Oberai discusses Magma’s move into solar PV yield management space - 29 August 2008
TSMC honors suppliers at annual Supply Chain Management Forum - 03 December 2008
Kinam Kim, Samsung Electronics, Korea
ABSTRACT
This article discusses whether memory technologies can continue to evolve beyond the sub-50nm node, in particular, for dynamic random access memory (DRAM) and NAND flash memories. First, the technological barriers that need to be overcome will be addressed, based on the inherent features of the two memory types. Second, technological solutions will be introduced in detail. Last, manufacturability of each solution will be examined critically. Beyond the 30nm technology node, it is expected that novel transistor schemes with 3-dimensional structures will be incumbent upon both logic and memory array designs, along with the development of new materials.
 |
Please login to download the paper. No account yet? Please register. It's free! |