Online information source for semiconductor professionals

New Product: Tokyo Electron boosts photoresist track system productivity with ‘LITHIUS Pro’

29 November 2006 | By Mark Osborne | Product Briefings > Lithography

Popular articles

Micron moving fast on Hynix in Q208 NAND flash rankings, says iSuppli - 19 August 2008

Numonyx to close California Technology Center - 12 August 2008

Qimonda starts major reorganization: exits PC DRAM market - 13 October 2008

Micron close to Inotera share purchase, says Gartner - 06 October 2008

Applied Materials sees higher CapEx spending for 2009 - 15 August 2008

TELProduct Briefing Outline: Tokyo Electron Limited (TEL) will release its new 300mm high productivity coater/developer, ‘CLEAN TRACKT' ‘LITHIUS Pro,' in the fall of 2007. The platform will be intended primarily for immersion lithography applications intended for high volume production environments. The system has been designed to offer dramatically higher productivity and reliability, according to the company.

Problem: With the adoption of immersion lithography at the 45nm node, emphasis is now being placed on improved throughput and process capabilities of the coaters/developers to ensure direct compatibility with volume production immersion lithography tool wafer throughputs. Increased demands on process control and extra steps to handle the unique challenges of immersion lithography while containing operating costs are required.

Solution: Using integrated metrology tools, CLEAN TRACK LITHIUS Pro will immediately detect abnormal conditions and process changes in order to ensure optimal productivity. In keeping with TEL's commitment to the environment, the CLEAN TRACK LITHIUS Pro will also feature improved CoO (Cost-of-Ownership) by reducing utility usage and chemical consumption.

Applications: 45nm and below photoresist processes.

Platform: The new system incorporates TEL's CLEAN TRACK ACT technology and CLEAN TRACK LITHIUS series technology. It also includes its proprietary ‘Ingenio'  GL, CD Optimizer, and immersion process modules. Other key attributes include high throughput with a more compact footprint, as well as improved equipment maintainability and reliability.

Availability: Fall 2007 onwards.

TEL

Related jobs

Quality Assurance Engineer - Tokyo Electron Limited - Santa Clara , 30 October 2007

Software Engineer - Tokyo Electron Limited - Santa Clara, 10 August 2007

Technical Support Engineer - Carl Zeiss SMT, Inc. - Peabody, 10 August 2007

Electrical engineering - Axcelis - Beverly, 10 August 2007

Senior Applications Engineer - Axcelis - Beverly, 09 August 2007

Related articles

Top 10 most popular products of 2007 - 28 December 2007

Tool Order: Tokyo Electron receives orders for new Trias HP Ti metal CVD system - 01 April 2008

TEL and Edwards to develop PFC abatement system for dielectric film etching processes - 25 November 2008

New Product: TEL’s CELLESTA+ offers 333 wph throughput for FEOL critical cleans - 04 December 2007

Photoresist strip capabilities at sub-90-nm IC manufacturing - 01 March 2004

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: