Online information source for semiconductor professionals

New Product: Novellus‚?? Suppression-Enhanced Fill technology enables void-free fill of Cu

Popular articles

Oberai discusses Magma’s move into solar PV yield management space - 29 August 2008

‚??Velocity‚?? the new buzzword in Intel‚??s PQS annual awards - 12 April 2012

Applied Materials adds Jim Rogers to Board of Directors - 29 April 2008

TSMC honors suppliers at annual Supply Chain Management Forum - 03 December 2008

Sematech Litho Forum: Sematech mulling multi-beam mask writer effort - 12 May 2010

Product Briefing Outline: Novellus has developed an innovative copper electrochemical process called ‘Suppression-Enhanced Fill’ (SEF) that eliminates defects when scaling to the 32nm technology node. The SEF process utilizes the capabilities of the company's ‘SABRE Extreme’ platform to simultaneously enhance current suppression on the wafer field and within the upper sidewalls of contacts and trenches while permitting copper deposition to initiate rapidly from the bottom of these features.

Problem: Since the advent of copper damascene processing, achieving void-free fill of high aspect ratio interconnect features has been a key challenge for device manufacturers. Shrinking dimensions at each successive technology node have increased the complexity of the copper seed and electroplating processes, and stringent yield and reliability requirements have intensified the focus on reducing defects. Copper interconnect defects can be caused by a multitude of factors, including post-patterning etch residue, discontinuous barrier or seed layers, and inadequate electroplating nucleation and deposition. Overcoming these interconnect scaling challenges is paramount to increasing memory bit density, shrinking chip form factor and enhancing circuit functionality. Device manufacturers need solutions to these problems to enable the next generation of consumer-driven applications such as solid state drives and smart phones.

Solution: For high-volume manufacturing applications at 45nm and beyond, Novellus' advanced copper electrochemical deposition hardware, processes, and chemistries are claimed to provide bottom-up, void-free filling of advanced device structures. The Suppression-Enhanced Fill process eliminates defects and enhances current suppression on the wafer field and within the upper sidewalls of contacts and trenches. Copper deposition from the bottom of the features can then be achieved. In addition, SEF increases fill nucleation density and decreases the possibility of seed dissolution, resulting in copper electrofill that is easier to integrate with today's barrier and seed technologies. Studies have shown that 32nm features filled using the SEF process, resulted in a more robust, void-free fill, according to the company.

Applications: 45nm and below void-free fill of high aspect ratio interconnect features.

Platform: SABRE(R) Extreme platform uses a Novellus, ATMI and Enthone developed chemistries known as ‘ViaForm’ and ‘Extreme Pura.’

Availability: April 2009 onwards.

Related articles

New Product: New ‚??Producer eHARP‚?? SACVD system from Applied meets 32nm STI gap-fill requirements - 21 July 2008

New Product: ASM‚??s new PowerFill epitaxial technology enables void free filling of deep trenches - 21 January 2010

APCVD TEOS: O3 Advanced Trench Isolation Applications - 01 March 1999

New Product: Applied Materials upgrades Endura CuBS PVD system for 32-22nm deposition - 02 June 2009

New Product: ‚??IONX‚?? PVD copper seed process from Novellus provides bottom-up fill for 2xnm node - 30 July 2009

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: