Online information source for semiconductor professionals

News > Wafer Processing

Tool Orders: Japanese 300mm fab orders Therma-Wave’s Opti-Probe systems

19 October 2005 | Wafer Processing
A Japanese 300mm logic fab has placed a multi-million dollar, multi-tool order for Therma-Wave, Inc's Opti-Probe 7341XP thin-film and critical dimension metrology systems. The tools will be used to support front end as well as back end 300mm logic device manufacturing processes at the 90nm node as part of a transition to copper based production. Read more >>

UMC makes Axcelis stripper “tool of record”

17 October 2005 | Wafer Processing
Taiwan foundry UMC has put in a follow-on order for Axcelis Technologies' RadiantStrip 320Lk photoresist dry strip and cleaning system. The RadiantStrip 320Lk system has become UMC's "process tool of record". The system will ship to UMC's Fab 12A in Tainan, Taiwan, by the end of 2005. Read more >>

Freescale has said it will enter into 65nm node device prototyping in November

11 October 2005 | Wafer Processing
Freescale Semiconductor plans to enter into 65nm IC prototyping in November of this year. Work will be carried out at the Crolles2 joint development facility with STM and Philips in Crolles, France. "We have addressed many of the industry's widely reported challenges with 90-nm and are applying our expertise to the next generations of technology," said Freescale's Chief Technology Officer Dr. Claudine Simson. "Our achievements at 90-nm over the past year set the stage for successful 65-nm prototyping, which we will begin in November." Read more >>

Oki Electric reveals fully depleted SOI process with reverse polarity

06 October 2005 | Wafer Processing
Oki Electric Industry Co., Ltd has presented details of its fully depleted SOI process that it claims reduces standby leakage current by over 90 percent yet retains performance figures of its previous SOI devices. This was achieved by using a transistor that had a non-doped body and non-overlap type SOI structure. The device was revealed during 2005 SOI Conference in Honolulu, Hawaii. Read more >>

TSMC starts customer 65nm prototype wafer shuttle service

05 October 2005 | Wafer Processing
Taiwan Semiconductor Manufacturing Company has completed the first of three CyberShuttle prototype production runs for its 65nm process technology. According to the Taiwanese foundry, five customers' designs and multiple 3rd party IP designs are on the first shuttle. Fabless companies taking part included Altera and Broadcom. On the IDM side, Freescale has also taken part. TSMC also reiterated that the wafer shuttle service contained both a low power process and a high performance process. Beginning in 2006, TSMC will launch additional 65nm shuttles every other month, enabling customers and EDA, IP and library suppliers to prototype and qualify 65nm designs. Read more >>

Jazz juggles with low cost 130nm process

05 October 2005 | Wafer Processing
Jazz Semiconductor, a niche wafer foundry, is to start offering a 130nm process using aluminum rather than copper for interconnects to enable key analog and RF functions to be integrated as low power logic with high-performance analog and RF circuitry. "RF System on Chip integration for low-cost wireless is a critical component of the growing portable and connected electronics markets. Jazz Semiconductor's 0.13 micron process platform provides an efficient option, enabling RF System on Chip integration," said Joanne Itow, managing director, Semico Research. "The follow-on 0.13 micron SiGe version will further enable circuit designers to achieve higher levels of integration at higher speeds." Read more >>

AmberWave claims more strained silicon patent infringements against Intel

29 September 2005 | Wafer Processing
AmberWave Systems Corporation has stated that a newly awarded U.S Patent covering its strained silicon process IP is being used by Intel Corporation without licensing consent. Read more >>

Infineon and Nanya carry-on joint DRAM process development

29 September 2005 | Wafer Processing
Infineon Technologies AG and Nanya Technology Corporation are to continue their joint process development program beyond the current agreement that covers 90nm and 70nm production processes. Read more >>

SEMATECH offers hope for 45nm low-k target

28 September 2005 | Wafer Processing
In a paper presented at the Advanced Metalization Conference (AMC) at Colorado Springs, CO, SEMATECH and Rohm and Haas Electronic Materials researchers revealed work being carried out to provide a k-effective (keff) value of 2.5 in dual damascene work flows targeted by the ITRS roadmap for the 45nm node. Read more >>

Tool Orders: AMD repeats implant order with Axcelis

28 September 2005 | Wafer Processing
The system will be shipped during September to AMD's Fab 36, a 300mm fab in Dresden, Germany. The implanter will be used for volume production of advanced transistors using 65nm and 45nm device technologies. AMD was the first company to purchase the new single wafer platform, according to Axcelis. Read more >>