Online information source for semiconductor professionals

Soitec teams with IBM on 22nm and beyond wafer-level 3D integration technology

Popular articles

Oberai discusses Magma’s move into solar PV yield management space - 29 August 2008

‚??Velocity‚?? the new buzzword in Intel‚??s PQS annual awards - 12 April 2012

Applied Materials adds Jim Rogers to Board of Directors - 29 April 2008

TSMC honors suppliers at annual Supply Chain Management Forum - 03 December 2008

Sematech Litho Forum: Sematech mulling multi-beam mask writer effort - 12 May 2010

SOITECSOI substrate provider The Soitec Group has entered into a collaborative agreement with IBM for the development of 22nm-and-beyond silicon wafer substrates and bonding techniques. The study will enable the development of wafer-level 3D integration technology for next-generation ICs.

Building on the companies’ existing working relationship that has seen them collaborate on substrate design and specifications for 15 years, this new effort is geared toward the development of highly flexible and cost-effective solutions for wafer-to-wafer stacking, a technique that yields ICs more quickly and with better performance.

IBM's 3D integration effort will be complemented by Soitec’s Smart Stacking technology. Soitec has developed various wafer-level bonding techniques, including oxide-to-oxide and metal-to-metal molecular bonding, which was developed in collaboration with CEA/Leti (the Electronics and Information Technology Laboratory of the of the French Atomic Energy Commission).
 
"This collaboration with Soitec is another step in IBM’s drive to accelerate 3D integration technology, and reinforces the expanding IBM ecosystem of leading companies and research organizations that are working together to achieve significant advances in semiconductor and packaging technology," said Dr. Gary Patton, VP, Semiconductor Research and Development Center, IBM. "Through these collaborations, IBM intends to accelerate the development of emerging 3D integration technology and demonstrate the possibilities of achieving higher circuit densities, faster speeds and lower power usage with this vertical integration approach.”

Related articles

Soitec and CEA-Leti add 3D IC integration process customization for prototype demonstration - 01 December 2009

Varian and Soitec to qualify new high current implanter for fully depleted SOI wafers - 30 April 2009

Soitec Group announces Smart Stacking ready for manufacturing and technology transfer - 27 March 2009

Soitec‚??s 300mm ultra-thin SOI prepped for 22nm applications - 16 June 2009

TowerJazz teams with Soitec on BSI platform development - 05 February 2010

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: