Online information source for semiconductor professionals
Soitec Group announces Smart Stacking ready for manufacturing and technology transfer
Popular articles
Oberai discusses Magma’s move into solar PV yield management space - 29 August 2008
Samsung and Micron gain most market share in DRAM crisis - 17 February 2009
TSMC hosts 2008 Green Forum on ‘green’ factories - 31 October 2008
Micron moving fast on Hynix in Q208 NAND flash rankings, says iSuppli - 19 August 2008
Numonyx to close California Technology Center - 12 August 2008
The Soitec Group has announced that its circuit stacking technology, Smart Stacking(TM), is prepared for both manufacturing and technology transfer. Soitec’s Tracit business unit’s low-temperature industrial process is able to reach waver-level circuit stacking onto a variety of starting materials. To move a completed circuit onto another carrier without jeopardizing yield creates new opportunities for designers and Smart Stacking(TM) will soon permit many new photonics applications, RF circuits, and more complex 3D product architectures.
Soitec has also created this process to transfer thin layers of processed wafers onto a variety of materials, in order to reduce circuit fabrication from application needs. It says several worldwide waver types from foundries and IDMs have been produced as prototypes in the company’s manufacturing line.
In a recent study about 3D ICs by Yole Development, an independent semiconductor market research and analysis firm, the demand for wafer-level transfer processing will increase by either 2010 or 2011, mainly because of image sensor applications.