Online information source for semiconductor professionals

Soitec and CEA-Leti add 3D IC integration process customization for prototype demonstration

01 December 2009 | By Mark Osborne | News > Wafer Processing

Popular articles

Oberai discusses Magma’s move into solar PV yield management space - 29 August 2008

‚??Velocity‚?? the new buzzword in Intel‚??s PQS annual awards - 12 April 2012

Applied Materials adds Jim Rogers to Board of Directors - 29 April 2008

TSMC honors suppliers at annual Supply Chain Management Forum - 03 December 2008

Sematech Litho Forum: Sematech mulling multi-beam mask writer effort - 12 May 2010

In an effort to reduce the learning cycles for customers attempting 3D IC integration, Soitec and long-term partner CEA-Leti plan to offer customized solutions for prototype work on both 200mm and 300mm wafers, which will include the necessary licensing.

“Leveraging Leti's 3D expertise and our well known bonding industrial experience, we can offer customers prototyping solutions as well as the processes they'll need for rapid ramp to full-scale production,” noted André-Jacques Auberton-Hervé, Soitec President and CEO.

This partnership will leverage CEA-Leti’s extensive work in this area, including our 3D integration technology toolbox,” said Laurent Malier, CEO of CEA-Leti. “Given CEA-Leti and Soitec’s successful history of innovation, industrialization and collaboration, we expect our global offer to significantly advance commercial adoption of 3D integration technologies.”

CEA-Leti offers 3D wafer-to-wafer technology and expertise. These include all the necessary process steps for different 3D approaches, such as connecting vias, and cost-effective technologies such as wafer pre-processing, bonding, thinning and TSV etching and filling, and post-processing wafer assembly. Soitec’s contribution to the partnership includes its ‘Smart Stacking’ technology, which enables wafer-to-wafer-level stacking of partially or fully processed circuits.

 

Related articles

CEA-Leti starts ramping 300mm 3D-integration line - 19 January 2011

Soitec teams with IBM on 22nm and beyond wafer-level 3D integration technology - 14 July 2009

EV Group and CEA/Leti bond further on 3D IC TSV integration - 01 April 2009

Common Platform alliance partners start 32nm HKMG shuttles in 3Q08 - 14 April 2008

Soitec‚??s 300mm ultra-thin SOI prepped for 22nm applications - 16 June 2009

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: