Online information source for semiconductor professionals

Industry consortium issues SOI implementation guide

16 September 2008 | By Tom Cheyney | News > Materials and Gases

Popular articles

New Product: Applied Materials new EUV reticle etch system provides nanometer-level accuracy - 19 September 2011

Oberai discusses Magma’s move into solar PV yield management space - 29 August 2008

‚??Velocity‚?? the new buzzword in Intel‚??s PQS annual awards - 12 April 2012

Applied Materials adds Jim Rogers to Board of Directors - 29 April 2008

New Product: ASML Brion‚??s Tachyon MB-SRAF enables OPC-like compute times - 19 September 2011

soi_consortiumThe SOI Industry Consortium has made available the first chapters of its "SOI Implementation Guide," which features a series of white papers and presentations from industry experts on specific topics to promote a common understanding of the value and challenges of silicon-on-insulator (SOI) technologies.

The guide features subjects such as a methodology for comparing bulk and SOI process technologies for design teams investigating the potential benefits of engineered substrates, while another chapter deals with the advantages of partially depleted SOI circuit design, such as improved chip performance and lower power consumption, as well as the design issues raised by the bulk CMOS circuit design community.

Other upcoming chapters will include an SOI overview and analog and mixed-signal assessments (including six individual chapters on the application of SOI to RF and analog), SOI cost analysis, FinFets and SOI, and SRAM scalability in bulk and SOI, followed by a guide on how to port IP from bulk to SOI. 

Certain chapters of the guide will initially be available to members only; the rest will be available to the general public on the consortium’s Website.

"Education is key to reducing barriers to adoption. Having easily accessible information is essential to providing the knowledge and expertise needed to inform the industry and eliminating present misconceptions," said Horacio Mendez, executive director of the consortium. "The ongoing creation of chapters for the 'SOI Implementation Guide' represents great teamwork and individual contributions from the companies and academic and R&D organizations within our consortium."

Members of the SOI consortium include AMD, Applied Materials, ARM, Cadence Design Systems, CEA-Léti, Chartered Semiconductor Manufacturing, Freescale Semiconductor, IBM, Innovative Silicon, KLA-Tencor, Lam Research, Magma Design, Nvidia, Samsung, Semico, Soitec, SEH Europe, STMicroelectronics, Symmid Semiconductor, Synopsys, TSMC, Tyndall Institute, UCL (Université Catholique de Louvain), and UMC. 

-- TC

Related articles

SOI Industry Consortium attracts IMEC - 26 February 2009

Three prestigious universities join SOI Industry Consortium - 18 June 2009

SOI Industry Consortium welcomes Magma as 21st member - 10 March 2008

NVIDIA joins SOI Industry Consortium as 23rd member - 16 July 2008

Implementing Electrostatics Management for Semiconductor Capital Equipment: Understanding and… - 01 June 2000

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: