Online information source for semiconductor professionals
SilTerra offers 110nm half-node shrink
Popular articles
Voltaix names Peter Smith as CEO - 09 November 2011
Sematech Litho Forum: Sematech mulling multi-beam mask writer effort - 12 May 2010
TSMC hosts 2008 Green Forum on ‘green’ factories - 31 October 2008
Oberai discusses Magma’s move into solar PV yield management space - 29 August 2008
TSMC honors suppliers at annual Supply Chain Management Forum - 03 December 2008
Malaysian foundry SilTerra is now offering a 10% linear optical shrink for its copper-based 130nm CMOS logic technology on 200mm wafers, claiming a 19% increase in die count compared to its 130nm process. Its ‘CL110G’ process incorporates eight layers of dual damascene copper metallization, borderless contacts and vias with FSG inter-metal dielectric.
SilTerra said that the electrical device specification and SPICE model of CL110G are optimized to match with the original 130nm design. The foundry claimed that the cost-conscious offering was in demand, especially for customers to compete in the Indian and Chinese markets.