Online information source for semiconductor professionals

Silterra demonstrates 130nm 8-Megabit SRAM

04 February 2005 | By Syanne Olson | News > Wafer Processing

Popular articles

Oberai discusses Magma’s move into solar PV yield management space - 29 August 2008

New Product: Applied Materials new EUV reticle etch system provides nanometer-level accuracy - 19 September 2011

‚??Velocity‚?? the new buzzword in Intel‚??s PQS annual awards - 12 April 2012

Applied Materials adds Jim Rogers to Board of Directors - 29 April 2008

TSMC honors suppliers at annual Supply Chain Management Forum - 03 December 2008

The Joint Development Project (JDP) between Silterra Malaysia Sdn. Bhd. and IMEC, has resulted in functional SRAM chips at Silterra's wafer fabrication facility in Malaysia. The device, an 8- megabit SRAM, was fabricated in the all-copper, foundry compatible 130nm CMOS process technology jointly developed by both companies.

"We are thrilled that the device works so well on the very first 0.13-micron wafer we ran in our fab," said Bruce Gray, president and interim CEO of Silterra. "The project is right on schedule with this demonstration of the phenomenal capabilities of both companies. We are now fine tuning the process, putting the customer design kit together, and we should be ready to start production in 2005 as planned."

A team of Silterra and IMEC engineers has worked diligently since the JDP was launched in July of this year. Two SRAM chips, an 8-megabit and a smaller 4-megabit device, were both functional on the initial development lot processed in Silterra's fab in Kulim, Malaysia. The process, based on IMEC's 0.13-micron technology platform, is major foundry compatible and supports up to eight layers of copper wiring.

Silterra plans to distribute the design kit to customers in Q2 2005 and start pilot production in July.

Related articles

SilTerra offers 110nm half-node shrink - 25 March 2009

Cypress‚??s EVP of Memory division resigns to take up CEO role at MEMC - 06 February 2009

IBM touts 22nm SRAM with 0.1µm² cell - 19 August 2008

UMC validates high-k metal-gate process for 32/28nm nodes - 25 November 2008

TSMC touts gate-last HKMG for 28nm low-power applications - 24 August 2009

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: