Online information source for semiconductor professionals
SELETE completes 65nm CMOS logic process
Popular articles
New Product: Applied Materials new EUV reticle etch system provides nanometer-level accuracy - 19 September 2011
Oberai discusses Magma’s move into solar PV yield management space - 29 August 2008
â??Velocityâ?? the new buzzword in Intelâ??s PQS annual awards - 12 April 2012
Applied Materials adds Jim Rogers to Board of Directors - 29 April 2008
New Product: ASML Brionâ??s Tachyon MB-SRAF enables OPC-like compute times - 19 September 2011
SELETE is claiming a key breakthrough whereby transistors employ a hafnium-silicate as the gate dielectric that complies with the low standby power ratings as stated are required within the latest ITRS roadmap.
Also qualified is a two-level metal interconnect which employs an "effective" low-k of 2.7 with a Young's modulus of 10Gpa, which is consistent with first generation low-k materials that had an effective k of 3.0-3.2, while achieving a similar 10Gpa.
Uniformity across 300mm wafers was excellent and reliability factors TDDB (Time Dependent Dielectric Breakdown) on the transistors were deemed sufficient for initial volume production.