Online information source for semiconductor professionals

Resist post processing allows EUV patterning at the 22nm node

12 August 2008 | By Mark Osborne | News > Lithography

Popular articles

Micron moving fast on Hynix in Q208 NAND flash rankings, says iSuppli - 19 August 2008

Numonyx to close California Technology Center - 12 August 2008

Qimonda starts major reorganization: exits PC DRAM market - 13 October 2008

Micron close to Inotera share purchase, says Gartner - 06 October 2008

Applied Materials sees higher CapEx spending for 2009 - 15 August 2008

ASMLAlthough chemically amplified EUV resists have line width roughness (LWR) between 5-6nm resist post processing and etch processes are capable of reducing the roughness to levels acceptable for the 22nm node, according to new work undertaken at SEMATECH and resist suppliers.

“These results mark a cornerstone in the development of EUV lithography.  They represent the first real 22 nm resist data, building confidence for EUV as a viable technology for 22 nm half-pitch lithography," said John Warlaumont, vice president of advanced technology at SEMATECH.  "Partnering with resist suppliers to accelerate resist cycles of learning has been critical to bringing EUV resist readiness to this point, where EUV resists can now support 22 nm half-pitch imaging.  The combination of SEMATECH and resist supplier expertise has been an indispensable asset in conducting this important advanced research.”

Latest results from SEMATECH show that 22nm half-pitch resolution coupled to favorable photospeeds of 15 mJ/ cm2 produced 5-6nm LWR are now being achieved.

“The focus of SEMATECH’s EUV resist development program is to engineer current CAR platforms to realize 22 nm high pitch introduction and provide a fundamental understanding of EUV resist exposure mechanisms to develop new platforms,” said Stefan Wurm, program manager, EUV at SEMATECH. “We believe this two-pronged approach will drive resist development to the highest level and support EUVL introduction.”

Related jobs

Semiconductor Photo Line Maintenance Technician - AMI Semiconductor - Pocatello, 02 October 2007

Embedded Control Systems HW & SW Engineer-Semiconductor Processing Equipment! - MKS Instruments, Inc. - Wilmington, 05 September 2007

Application Engineer - AMI Semiconductor - Waterloo, 10 August 2007

Applications Manager - Carl Zeiss SMT, Inc. - Peabody, 10 August 2007

Senior Applications Engineer - Axcelis - Beverly, 09 August 2007

Related articles

IMEC and JSR simplify double patterning steps - 14 July 2008

Patterning of low k dielectrics: Prevention of 248 and 193 nm resist poisoning - 01 September 2002

IBM planning 22nm photomask development with immersion lithography - 20 June 2008

Next-generation lithography - 01 March 2004

Wet and dry 193nm ArF lithography key choice for 32nm node production - 22 May 2008

Reader comments

Does higher dose improve the roughness? If not give up the resist.
By guest on 15 August 2008

Post your comment

Name:
Email:
Please enter the word you see in the image below: