Online information source for semiconductor professionals

Oki Electric reveals fully depleted SOI process with reverse polarity

06 October 2005 | By Syanne Olson | News > Wafer Processing

Popular articles

New Product: Applied Materials new EUV reticle etch system provides nanometer-level accuracy - 19 September 2011

Oberai discusses Magma’s move into solar PV yield management space - 29 August 2008

‚??Velocity‚?? the new buzzword in Intel‚??s PQS annual awards - 12 April 2012

Applied Materials adds Jim Rogers to Board of Directors - 29 April 2008

TSMC honors suppliers at annual Supply Chain Management Forum - 03 December 2008

Oki Electric Industry Co., Ltd has presented details of its fully depleted SOI process that it claims reduces standby leakage current by over 90 percent yet retains performance figures of its previous SOI devices. This was achieved by using a transistor that had a non-doped body and non-overlap type SOI structure. The device was revealed during 2005 SOI Conference in Honolulu, Hawaii.

"With growth in the use of personal and mobile communication products, demands for lower power consumption LSIs have also been increasing. To respond to such needs we have been researching and developing the fully depleted SOI technology, which enables a high performance, low power consumption LSI," said Akira Kamo, President of Silicon Solutions Company at Oki Electric. "We are excited at this experimental stage achievement. Confirming high-speed performance while significantly reducing off-leakage current enables us to accelerate development in sensor network products using coin batteries and solar power going forward."

The experimental process and design uses P+ gate for NMOS, N+gate for PMOS, the opposite in polarity of normal CMOS gates. This enables better compatibility with conventional processes by using a low-cost polysilicon gate process, while also achieving a low-cost structure. The breakthrough overcomes the inherent problems of parasitic capacitance in SOI devices by using a non-overlap source/drain structure, according to the company. The non-overlap type structure transistor has been seen in bulk device used in high-speed, high-performance applications, but the Oki development is the first to use SOI for super low off-leak applications, the company claims.

Related articles

Varian and Soitec to qualify new high current implanter for fully depleted SOI wafers - 30 April 2009

MEMC becomes member of SOI Industry Consortium - 16 March 2010

Soitec‚??s 300mm ultra-thin SOI prepped for 22nm applications - 16 June 2009

SOI Industry Consortium attracts IMEC - 26 February 2009

New Product: Ultra-thin SOI and ultra-thin BOX wafers from Soitec support sub-45 nm roadmap - 29 January 2009

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: