Online information source for semiconductor professionals

Model-based mask verification used to optimize 45nm RET and OPC strategies

17 April 2008 | By Mark Osborne | News > Lithography

Popular articles

Micron moving fast on Hynix in Q208 NAND flash rankings, says iSuppli - 19 August 2008

Numonyx to close California Technology Center - 12 August 2008

Qimonda starts major reorganization: exits PC DRAM market - 13 October 2008

Micron close to Inotera share purchase, says Gartner - 06 October 2008

Applied Materials sees higher CapEx spending for 2009 - 15 August 2008

Brion TechnologiesBrion Technologies has said that work conducted by STMicroelectronics at its Crolles2 facility with photomask partner Dai Nippon Printing shows the effectiveness of using model-based mask verification with 45nm masks for logic applications due to its ability to assist in the optimization of RET and OPC strategies, which are increasing in complexity and cost at each technology node.

“Model-based photomask verification is helping us to optimize our mask verification, and our RET and OPC strategies. We look forward to continuing this valuable collaboration,” said Joël Hartmann, Silicon Technology Development Director for STMicroelectronics, in Crolles, France.

“We are pleased that our collaboration with Brion is providing valuable support to advanced IC makers such as STMicroelectronics,” said Naoya Hayashi, Research Fellow at DNP. “This joint initiative helps us to pursue our mission of continual quality improvement and producing increasingly accurate photomasks.”

“Photomasks are an integral part of the lithographic process, and we’re working to incorporate mask-aware modeling into our solutions,” said Jim Koonmen, General Manager of Brion. “We appreciate the opportunity to pursue this important work with outstanding partners such as DNP and STMicroelectronics.” Brion and DNP have been working together since 2006 to apply Brion’s technology to photomask production.

The development work will be described in a paper presented at the Photomask Japan conference in Yokohama, being held this week.

Related jobs

Programmer Analyst-LiveLink - AMI Semiconductor - POCATELLO, 10 August 2007

Design Engineer/System Architect - AMI Semiconductor - POCATELLO, 10 August 2007

Analog IC Design Engineer - AMI Semiconductor - Austin, 10 August 2007

Analog Design Engineer - AMI Semiconductor - Sunnyvale, 10 August 2007

E Beam Site Engineer - Carl Zeiss SMT, Inc. - San Jose, 10 August 2007

Related articles

Technology Nodes Below 130nm: A Breakthrough in Mask Data Processing - 01 March 2002

New Product: Brion’s new Tachyon M3D accounts for 3D imaging effects on photomasks - 22 September 2006

New Product: Synopsys takes care of strain engineering in DFM - 18 October 2006

New Product: Invarium offers ‘wet’ versus ‘dry’ lithography patterning synthesis trade-offs: - 18 September 2006

New Product: Mask data verification tool detects potential yield issues in mask manufacturing - 22 May 2006

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: