Online information source for semiconductor professionals

Intel on track with 32nm intro in 4Q09

10 December 2008 | By Mark Osborne | News > Wafer Processing

Popular articles

New Product: Applied Materials new EUV reticle etch system provides nanometer-level accuracy - 19 September 2011

Oberai discusses Magma’s move into solar PV yield management space - 29 August 2008

‚??Velocity‚?? the new buzzword in Intel‚??s PQS annual awards - 12 April 2012

Applied Materials adds Jim Rogers to Board of Directors - 29 April 2008

New Product: ASML Brion‚??s Tachyon MB-SRAF enables OPC-like compute times - 19 September 2011

The development phase of Intel’s 32nm process technology has been completed with production starting on schedule in the fourth quarter of 2009, Intel has announced. The company is to present various technical papers at this year’s International Electron Devices Meeting (IEDM) next week in San Francisco to reinforce this fact.

Although Intel hailed its 45nm process as a major breakthrough for leading-edge semiconductor processing due to the introduction of high-k dielectrics and metal gate stacks (HKMG), its 32nm offering could be more significant on a number of fronts.

Both performance and low power consumption are expected to be significantly improved with the introduction of Intel’s second-generation HKMG technology that is based on more aggressive material selection and overall process integration improvements, compared to the initial introduction at the 45nm node.

Continuing its long-standing development and implementation of transistor strain techniques, which have proven to scale and enhance transistor performance, further improvements are expected to have been made.

Intel claims that coupled with the adoption of 193nm ArF immersion lithography for the first time, it will have the ‘highest transistor performance and the highest transistor density of any reported 32nm technology in the industry.’

Related articles

Intel keeps 2009 capital spending at 2008 levels - 15 January 2009

Intel to spend US$7 billion on 32nm ramp - 10 February 2009

Rite Track and Brewer Science to boost legacy litho track system performance - 19 May 2009

Intel sets capital spending plan for 2010 - 15 January 2010

Joe Consolini joins Rite Track as Strategic Technology Business Consultant - 30 July 2008

Reader comments

No comments yet!

Post your comment

Please enter the word you see in the image below: