Online information source for semiconductor professionals
IBM alliance touts 28nm half-node bulk CMOS process for 2H 2010
Popular articles
New Product: Applied Materials new EUV reticle etch system provides nanometer-level accuracy - 19 September 2011
Oberai discusses Magma’s move into solar PV yield management space - 29 August 2008
â??Velocityâ?? the new buzzword in Intelâ??s PQS annual awards - 12 April 2012
Applied Materials adds Jim Rogers to Board of Directors - 29 April 2008
New Product: ASML Brionâ??s Tachyon MB-SRAF enables OPC-like compute times - 19 September 2011
The IBM Technology Alliance partners are set to have a 28nm process ready for risk production in the second-half of 2010, which employs the key features of the 32nm process technology, including high-k metal gates (HKMG), for low power applications. Partner’s include Chartered Semiconductor Manufacturing Ltd. , GLOBALFOUNDRIES, Infineon Technologies , Samsung Electronics, Co., Ltd., and STMicroelectronics.
"This statement of commitment to 28nm low-power technology by the IBM Joint Development Alliance is an important progression from 32nm high-k metal gate technology," said Jorgen Lantto, chief technology officer of ST-Ericsson. "Leaders in the mobile industry can utilize 28nm low-power technology to meet the increasingly aggressive demands for performance and improved battery life."
The Alliance claims that the 28nm process could provide a 40% performance improvement as well as a 20% plus power reduction compared to conventional non-HKMG 45nm technology. An SRAM cell of 0.120 square microns, is said to provide a low minimum voltage operation and low leakage with high stability.