Online information source for semiconductor professionals

CEA-Leti starts ramping 300mm 3D-integration line

19 January 2011 | By Mark Osborne | News > Cleanroom

Popular articles

Oberai discusses Magma’s move into solar PV yield management space - 29 August 2008

‚??Velocity‚?? the new buzzword in Intel‚??s PQS annual awards - 12 April 2012

Applied Materials adds Jim Rogers to Board of Directors - 29 April 2008

TSMC honors suppliers at annual Supply Chain Management Forum - 03 December 2008

Sematech Litho Forum: Sematech mulling multi-beam mask writer effort - 12 May 2010

CEA-Leti is applying its 3D-integration processes on a new 300mm wafer line that is ramping later this month. The R&D facility in France will be able to process through-silicon vias (TSVs), and advanced capabilities in alignment, bonding, thinning, and interconnects in specific integration schemes for manufacturing optimized die stacks.

“This extension offers important new capabilities to equipment manufacturers and other Leti partners,” said Laurent Malier, CEO of Leti. “Together we will demonstrate 3D and heterogeneous integration technologies on 300mm wafers.”

Leti can now offer heterogeneous integration technologies to customers on both 200mm and 300mm wafers.

Related articles

EV Group and CEA/Leti bond further on 3D IC TSV integration - 01 April 2009

Soitec and CEA-Leti add 3D IC integration process customization for prototype demonstration - 01 December 2009

Industrialisation of e-Beam lithography begins at Leti - 21 July 2009

TOK to work with CEA-Leti on E-beam lithography photoresists - 17 January 2011

advanced characterization for copper interconnect technology - 01 December 2005

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: