Home
News
Blogs
Fabtech Jobs
Product Briefings
Going Places
300mm Activity Reports
Core Sections
Wafer Processing
Lithography
Fab management
Materials & Gases
Critical Components
Cleanroom
EHS
 
Find

GlobalSpec - The Engineering Search Engine
 
Home arrow Materials & Gases arrow Articles arrow Edition 26 arrow 26th Edition: Production processes for inducing strain in ...
26th Edition: Production processes for inducing strain in CMOS channels Print E-mail
Jun 21, 2005 at 11:55 AM

Amir Al-Bayati, Lori Washington, Li-Qun Xia, Mihaela Balseanu, Zheng Yuan, Mark Kawaguchi,Faran Nouri & Reza Arghavani, Applied Materials, Inc., USA

ABSTRACT

A key method being used to extend Moore's Law to the 45nm node and beyond is to induce local, uniaxial tensile/compressive strain in the channel of a MOSFET to dramatically boost device performance. Three different families of films are the leading approaches for stress induction. Newly developed silicon nitride (SiN) films with stress varying from -3.0GPa to 1.9GPa can induce stress in the channel when used over a gate stack or engineered into STI processing. Tensile and compressive oxides induce further stress when used in STI or post gate stack processing. Finally, the use of selective epitaxial SiGe deposited in recessed/raised source/drain structures is an alternative method of stress induction. 

26th Edition: Production processes for inducing strain in CMOS channels
Readers' comments



Bookmark with:
DeliciousDiggredditStumbleUpon

Visit Fabtech Jobs websiteSubscribe to Fabtech weekly newsletter

Related articles
26th Edition: Grand challenges of advanced resist technology  (20/09/2005)
26th Edition: Challenges and trends in copper plating  (21/06/2005)
26th Edition: Making the most of energy conservation  (21/06/2005)
26th Edition: Channel substrate engineering for the 65nm CMOS technology node  (21/06/2005)
26th Edition: 300mm fab automation: Towards 7th heaven  (21/06/2005)

Related jobs
Staff Process Engineer  (Portland, 22/11/2007)
Etch Development Engineer  (Portland, 22/11/2007)
Sr Analog Design Engineer  (, 10/08/2007)
Analog IC Design Engineer  (Austin, 10/08/2007)
Analog Design Engineer  (Sunnyvale, 10/08/2007)
Blog
Download
Subscribe
300mm