Online information source for semiconductor professionals

Is TI’s high k on the highway?

19 September 2005 | By Syanne Olson | News > Wafer Processing

Popular articles

Micron moving fast on Hynix in Q208 NAND flash rankings, says iSuppli - 19 August 2008

Numonyx to close California Technology Center - 12 August 2008

Qimonda starts major reorganization: exits PC DRAM market - 13 October 2008

Micron close to Inotera share purchase, says Gartner - 06 October 2008

Applied Materials sees higher CapEx spending for 2009 - 15 August 2008

Texas Instruments is to migrate "SmartReflex" leakage power technologies to 65nm devices, the company said in a press statement. Some of the technology was first introduced for some of TI's 90nm devices in the last 18 months and was positioned then as a work around for leakage issues experienced at that node. However, the wording of today's release give the strong impression that the technology has been further developed to assist the company in providing power consumption gains for its next generation of products. TI states that "has solved the 65nm leakage power challenge for mobile devices with its "SmartReflex" power and performance management technologies."

The problem could be just over hyped hype! But it ponders the question of what has happened to the high k dielectric and associated processes long been under development, that were earmarked for entry at the 65nm node.

Depending on what side of the fence you sit, TI has been considered an aggressive Moore's Law follower, while others have noted that it has also been rather conservative in its overall process changes. Shrinks yes, materials no!

No semiconductor company outside of Japan has stated clearly that high k processes will be used at the 65nm node and we may only get a good sense of TI strategy in December with the IEDM conference.

Related jobs

Electrical engineering - Axcelis - Beverly, 10 August 2007

Manufacturing Electronic Engineer - ASML - Richmond, 09 August 2007

Algorithm Development Engineer - ASML - Santa Clara, 09 August 2007

Senior Algorithm Development Engineer - ASML - Santa Clara, 09 August 2007

Senior Applications Engineer - Axcelis - Beverly, 09 August 2007

Related articles

New Product: Aquest Systems ‘FabEX’ boosts 300mm wafer moves - 11 December 2007

The Development of Step and Scan - 01 March 1999

National Semiconductor Develops New Complementary Bipolar Process for High Speed, High Performance.. - 01 June 2001

X-ray metrology for front-end applications - 01 December 2004

High-k/metal gate materials and processes for 32nm technology - 01 December 2007

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: