Online information source for semiconductor professionals

ASM offers single metal gate stack for 32nm logic processes

19 May 2008 | By Mark Osborne | News > Wafer Processing

Popular articles

Micron moving fast on Hynix in Q208 NAND flash rankings, says iSuppli - 19 August 2008

Numonyx to close California Technology Center - 12 August 2008

Micron close to Inotera share purchase, says Gartner - 06 October 2008

Applied Materials sees higher CapEx spending for 2009 - 15 August 2008

300mm Activity Report: 1st Quarter 2002 - 01 March 2002

ASMASM America, a subsidiary of ASM International, has developed an atomic layer deposition (ALD) process implementing lanthanum oxide (LaOx) and aluminum oxide (AlOx) high-k cap layers that enable 32nm generation high-k metal gate stacks using a single metal, instead of the two different metals first implemented with 45nm logic devices.

“Solving the integration challenges for high-k metal gates is a top priority for most of our customers,” explained Glen Wilk, Product Manager for transistor products at ASM. “This new process greatly simplifies the high-k metal gate integration and allows us to support gate first, as well as gate last process flows.  ASM now offers ALD processes for the high-k dielectric, cap layer, and metal gate.”

According to ASM, two different metals are needed to create the proper electrical characteristics of both sides (p and n) of the transistor switch, when not using a capping layer.  The use of an ultra-thin cap film between the hafnium-based gate dielectric and the metal gate, atomic level charges will affect the interaction between the dielectric and the metal.  

The proper metal film performance can be tuned by varying the cap film’s thickness in a range less than 1nm. ASM used its ‘Pulsar’ process module to deposit the films.

Related jobs

Quality Assurance Engineer - Tokyo Electron Limited - Santa Clara , 30 October 2007

Software Engineer - KLA-Tencor - Milipitas, 10 August 2007

Electrical engineering - Axcelis - Beverly, 10 August 2007

Calibration Software Engineer - KLA Tencor - Silicon Valley, 09 August 2007

Senior Applications Engineer - Axcelis - Beverly, 09 August 2007

Related articles

front end surface preparation challenges and solutions for 65- and 45-nm technology nodes - 01 December 2005

IMEC reduces high-k/metal gate process steps from 15 to 9 - 17 June 2008

Advanced gate electrodes for future generation CMOS - 01 December 2004

Panasonic and Renesas use HKMG with ultra-low-k for 32nm SoC devices - 09 October 2008

Common Platform alliance partners start 32nm HKMG shuttles in 3Q08 - 14 April 2008

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: