Home
News
Blogs
Fabtech Jobs
Product Briefings
Going Places
300mm Activity Reports
Core Sections
Wafer Processing
Lithography
Fab management
Materials & Gases
Critical Components
Cleanroom
EHS
 
Find

GlobalSpec - The Engineering Search Engine
 
Home arrow Wafer Processing arrow Edition 35 arrow 35th Edition: Full copper electrochemical mechanical planarization (Ecmp) as a ...
Wafer Processing News   RSS Feed
Applied Materials expands ‘SunFab’ tool manufacturing in Taiwan  23 Jul 2008
IBM announces $1.5 billion investment in New York operations  21 Jul 2008
Synopsys and Mattson join forces on TCAD process simulation for CMOS processes  16 Jul 2008
Rudolph Technologies sells lead scanner assets to BKM Technology Partners  15 Jul 2008
Tool order: major Asian foundry places multiple Suprema order with Mattson  14 Jul 2008
Tool Order: STMicroelectronics places major order for 300mm TSV tools with EV Group  09 Jul 2008
Tool Order: SUSS MicroTec supplies spin coater to Replisaurus  09 Jul 2008
Tool Order: WIN Semiconductors places PVD, CVD and etch systems order with Aviza  09 Jul 2008
Tool order: two major U.S. MEMS manufacturers install Eco-Snow Systems’ cleaning tools  08 Jul 2008
Wafer Processing Product Briefs   RSS Feed
New Product: New ‘Producer eHARP’ SACVD system from Applied meets 32nm STI gap-fill requirements  21 Jul 2008
Product Briefing Outline: Applied Materials is now offering the ‘Producer eHARP’ (enhanced High Aspect Ratio Process) system that extends the ‘HARP SACVD’ gap-fill technology for critical STI device structures to  Read More
New Product: Nikon Instruments’ new wafer loader handles down to 100 micrometers  21 Jul 2008
Product Briefing Outline: Nikon Instruments has introduced a new wafer loader NWL200 Series that is capable of loading wafers as thin as 100 micrometers. Using a new chuck system to  Read More
New Product: Alchimer’s eG ViaCoat offers conformal film deposition for TSVs  18 Jul 2008
Product Briefing Outline: Alchimer S.A. has introduced the ‘eG ViaCoat,’ an electrochemical coating processes, for the metallization of high aspect ratio through-silicon vias (TSVs) used in advanced 3D packaging applications.  Read More
Flash Banner
35th Edition: Full copper electrochemical mechanical planarization (Ecmp) as a technology enabler... Print E-mail
Sep 18, 2007 at 12:00 AM

M. Mellier, T. Berger, R. Duru, O. Hinsinger & G. Wyborn, STMicroelectronics, France; M. Rivoire, CEA–LETI, France & K-L. Chang, Y. Wang, V. Ripoche, S. Tsai & M. Thothadri, Applied Materials, USA

ABSTRACT

With the most advanced generation of integrated circuits using the integration of copper and fragile low-k or ultra low-k (ULK) dielectrics in Cu interconnects, the constraints on Cu chemical mechanical polishing (CMP) have become critical. There has been a great effort made to develop Cu CMP processes at lower pressures with improved topography behaviors to reduce sheet resistance (Rs) variations and to meet the stringent designs rules and compatibility with the lithography budget for depth of focus (DOF). 

35th Edition: Full copper electrochemical mechanical planarization (Ecmp) as a technology enabler for the 45nm and 32nm nodes
Readers' comments


Bookmark with:
DeliciousDiggredditStumbleUpon
Visit Fabtech Jobs websiteSubscribe to Fabtech weekly newsletter
Related articles
35th Edition: The role of China and India in the future IC market  (22/01/2008)
35th Edition: Interview: James Doran, Spansion, Inc. EVP & COO  (22/01/2008)
35th Edition: Defect metrology in water immersion ArF lithography  (14/10/2007)
35th Edition: Memory material development at SEMATECH  (14/09/2007)
23rd Edition: Copper metallization for advanced interconnects: the electrochemical revolution  (21/09/2004)
Related jobs
R&D Manager  (, 08/04/2008)
CMP Applications Engineer  (, 31/01/2008)
Physical Design (Layout) Engineer  (Williston, 15/10/2007)
Research Scientist   (Milpitas, 15/09/2007)
Design Engineer  (Williston, 15/08/2007)
Download