Online information source for semiconductor professionals

Consequences of ITRS Roadmap Acceleration for Device Makers on Advanced Lithography Integration into

Popular articles

Micron moving fast on Hynix in Q208 NAND flash rankings, says iSuppli - 19 August 2008

Micron close to Inotera share purchase, says Gartner - 06 October 2008

Numonyx to close California Technology Center - 12 August 2008

Applied Materials sees higher CapEx spending for 2009 - 15 August 2008

300mm Activity Report: 1st Quarter 2002 - 01 March 2002

JAN-WILLEM GEMMINK, Philips Semiconductors, Nijmegen, The Netherlands
PETER ZANDBERGEN, Philips Semiconductors, Kapeldreef, Leuven, Belgium

ABSTRACT

As the ITRS roadmap confirms its accelerated pace of two years per technology node, the status and maturity of the lithography solutions upon introduction of the nodes is influenced. Though on paper the technological solutions on individual domains as mask, resist and tools are ready just in time, integration into full process flowcharts, however, is not thoroughly addressed. In this paper we will address the impact of this shrinking time window on the focus areas going from basic R&D of process step concepts down to release of the intended solutions in process technology at product sampling. In the domain of SOC manufacturing this also implies modifications in process solutions that have to come after initial introduction of a technology. In addition we indicate how we see that the global programs as executed in various pre-competitive consortia by themselves not necessarily prepare for a smooth integration of technologies such as 157 nm or EUV lithography into manufacturing situations. We give some examples of such less considered challenges that have to be addressed by device makers to assure robust and proven manufacturing boundaries for the use of these challenging lithography technologies.

Download Please login to download the paper. No account yet? Please register. It's free!

Related jobs

Electrical engineering - Axcelis - Beverly, 10 August 2007

System Engineer - ASML - Wilton, 09 August 2007

Calibration Software Engineer - KLA Tencor - Silicon Valley, 09 August 2007

Senior Applications Engineer - Axcelis - Beverly, 09 August 2007

Senior Mechanical Design Engineer - KLA-Tencor - Milipitas, 08 August 2007

Related articles

Interconnect and Dielectric Technologies – What’s Actually Being Made and Sold? - 01 March 2002

DRAM technology for 100 nm and beyond - 01 September 2003

Surface Preparation Technology Requirements, Challenges, and Proposed Solutions for Future Semicondu - 01 June 2001

Photoresist issues for sub-100nm lithography - 01 March 2003

Litho metrology challenges for the 45nm technology node and beyond - 01 March 2006

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: