Online information source for semiconductor professionals

100nm Generation Contact Patterning by Low Temperature 193nm Resist Reflow Process

Popular articles

Micron moving fast on Hynix in Q208 NAND flash rankings, says iSuppli - 19 August 2008

Numonyx to close California Technology Center - 12 August 2008

Qimonda starts major reorganization: exits PC DRAM market - 13 October 2008

Micron close to Inotera share purchase, says Gartner - 06 October 2008

Applied Materials sees higher CapEx spending for 2009 - 15 August 2008

VEERLE VAN DRIESSCHE & GROZDAN GROZEV, Assignees of ARCH Chemicals N.V. to IMEC’s 193nm Lithography Programme KEVIN LUCAS, Motorola, Austin, TX, USA FRIEDA VAN ROEY, IMEC, Leuven, Belgium PLAMEN TZVIATKOV, ARCH Chemicals N.V., Zwijndrecht, Belgium

ABSTRACT

Manufacturable process windows for the small contact dimensions of the 100 nm lithographygeneration are well beyond the capability of current 193 nm resist and exposure tool processes. Even with next generation very high NA (>0.7) 193 nm exposure tools, simulations indicate that these contact sizes are not obtainable with standard processing techniques. Therefore, we have investigated the feasibility of using a 193 nm resist reflow technique to obtain small contact hole sizes. We have chosen the Thin Imaging System 2000 (TIS2000) of ARCH Chemicals for investigation. This resist provides good process latitudes and excellent etch selectivity and has a much lower glass temperature (Tg) compared to single layer 193 nm resists. This work will show the flow characteristics and the reproducibility of the flow process. Furthermore, the impact-of-resist flow on Focus- Exposure windows, proximity and proximity-uniformity, CD-uniformity over the wafer and mask error factor will be shown using a binary mask. These results will be compared with those obtained with a 6% attenuated phase shift mask. Additional experimental results will highlight profiles after oxide etch.

Download Please login to download the paper. No account yet? Please register. It's free!

Related jobs

Quality Assurance Engineer - Tokyo Electron Limited - Santa Clara , 30 October 2007

Senior Production Engineer - ASML - Wilton, 09 August 2007

Senior Design Engineer - ASML - Wilton, 09 August 2007

Algorithm Development Engineer - ASML - Santa Clara, 09 August 2007

Senior Applications Engineer - Axcelis - Beverly, 09 August 2007

Related articles

Patterning of low k dielectrics: Prevention of 248 and 193 nm resist poisoning - 01 September 2002

Immersion photoresist qualification - 01 June 2007

ArF Lithography Options for 100nm Technologies - 01 June 2001

Developing micro ADI methodology for new litho process monitoring strategies - 01 December 2007

New Product: Lam Research targets 1nm CD uniformity with the 2300 Versys Kiyo3x etcher - 25 June 2008

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: