Online information source for semiconductor professionals

Memory material development at SEMATECH

Popular articles

Micron moving fast on Hynix in Q208 NAND flash rankings, says iSuppli - 19 August 2008

Numonyx to close California Technology Center - 12 August 2008

Qimonda starts major reorganization: exits PC DRAM market - 13 October 2008

Micron close to Inotera share purchase, says Gartner - 06 October 2008

Applied Materials sees higher CapEx spending for 2009 - 15 August 2008

Paul Kirsch, S.C.Song, & Prashant Majhi, SEMATECH & Raj Jammy, IBM assignee to SEMATECH

ABSTRACT

Historically, both logic and memory have been front-end process technology drivers.  For example, logic development resulted in shallow trench isolation eliminating “bird’s beak” isolation oxide. Ion implantation increased doping densities needed for high mobility n﷓channel transistors.  More recently, embedded SiGe, dual stress nitride, Hf-based high﷓k and metal gates have been logic performance drivers. On the other hand, memory development has spawned plasma doping, nitrided oxides, Al-based high-k and borderless contacts, as well as pushed lithography critical dimension. Motivation for memory development work is multi-fold. First, memory revenues grow faster than logic revenues. Second, the growth potential of memory materials and processes in embedded applications holds tremendous promise to improve system level performance. Finally, many new materials are emerging to address memory-scaling challenges but screening these many options is difficult.  Building on extensive knowledge of gate dielectric and metal gate materials gained through several years of experience, SEMATECH is pursuing the challenge of materials development for DRAMs, Flash, PRAM, and ReRAM as described below. SEMATECH has successfully provided solutions to the semiconductor industry [1,2,3 and 4] and this deep knowledge accelerates memory progress.

Download Please login to download the paper. No account yet? Please register. It's free!

Related jobs

Quality Assurance Engineer - Tokyo Electron Limited - Santa Clara , 30 October 2007

System Engineer - ASML - Wilton, 09 August 2007

System Engineer - ASML - Wilton, 09 August 2007

Senior System Design Engineer - ASML - Wilton, 09 August 2007

Senior System Design Engineer - ASML - Wilton, 09 August 2007

Related articles

The ESH impact of advanced lithography materials and processes - 01 August 2004

Extraction and prediction of effective εr values for the 45-nm technology node - 01 August 2004

Resist post processing allows EUV patterning at the 22nm node - 12 August 2008

Grand challenges of advanced resist technology - 01 June 2005

Extreme Ultraviolet Lithography: status and challenges ahead - 01 September 2003

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: